mirror of
https://github.com/hardkernel/kernel_common_drivers.git
synced 2026-06-25 12:03:48 +09:00
631843ce1e
PD#SWPL-139821 Problem: minilvds data resmaple maybe incorrect for some corner chip Solution: 1.bypass data buffer for minilvds and lvds 2.need re-tuning clk_phase and clk_inv for minilvds Verify: am301 Change-Id: Iccfedb93221affc4695fb14fcb1644c860d77b55 Signed-off-by: Evoke Zhang <evoke.zhang@amlogic.com>