Files
kernel_common_drivers/drivers
zhou.han 16f6ad368d hdmitx: Optimize the hdmitx clk source switching process [2/2]
PD#SWPL-174933

Problem:
hdmitx encp/pixel clk is directly configured by the pll analog path.

Solution:
Add flag: clk_analog_path, which is 1 by default.
1:Analog frequency division
0:Digital frequency division

Verify:
s7d/s7

Test:
DRM-TX-78

Change-Id: I22e58995b7e073e7458531827ea9bb360402e058
Signed-off-by: zhou.han <zhou.han@amlogic.com>
2025-01-01 22:57:36 -08:00
..
2022-02-22 11:00:37 +08:00
2024-12-25 03:01:22 -08:00
2024-12-09 02:40:08 -08:00
2023-01-04 01:07:19 -08:00
2024-07-15 19:45:24 -07:00
2024-08-30 03:30:38 -07:00
2024-10-23 01:12:39 -07:00
2024-12-25 03:01:58 -08:00
2024-10-22 00:41:07 -07:00
2024-10-31 03:10:46 -07:00
2025-01-01 17:50:55 -08:00
2024-12-26 19:37:14 -08:00