Files
kernel_common_drivers/include/linux/amlogic
wenlong.zhang d30cc6178f drm: add rdma table for drm osd registers [1/1]
PD#SWPL-101847

Problem:
drm write registers to rdma table one by one, due to rdma table update
and rdma manager flush to real register are out of sync, so we want to
creat a fake table, the fake table will copy to rdma table after
pipeline register write done, and then config rdma vsync

Solution:
add rdma table for drm osd registers, and it can dynamic switching by
this node /sys/class/drm/card0/crtc0/rdma_table_switch.
echo 1 > /sys/class/drm/card0/crtc0/rdma_table_switch switch off
echo 0 > /sys/class/drm/card0/crtc0/rdma_table_switch switch on

Verify:
T3x s7 s5

Test:
DRM-OSD-33

Change-Id: I053daa7daaab672f8b1e9fc2c38a2d60552d6288
Signed-off-by: wenlong.zhang <wenlong.zhang@amlogic.com>
2024-07-17 23:57:23 -07:00
..
2024-07-02 21:10:48 -07:00
2024-07-05 10:44:46 +08:00
2023-09-26 02:28:52 -07:00
2023-05-18 21:08:41 +08:00
2024-06-30 22:01:20 -07:00
2022-05-10 02:11:08 -07:00
2022-03-24 20:01:34 +08:00
2021-11-29 19:00:07 +08:00
2022-03-24 20:01:34 +08:00
2021-12-15 15:59:20 +08:00
2022-06-07 04:47:30 -07:00
2022-01-05 17:07:20 +08:00
2022-09-07 20:06:45 +08:00
2022-03-06 18:36:14 -07:00
2024-07-16 03:55:13 -07:00
2022-09-13 22:04:56 -07:00
2024-05-23 02:02:20 -07:00
2022-09-20 22:15:28 -07:00
2021-12-09 15:10:33 +08:00
2022-03-03 01:05:46 -07:00
2022-03-03 01:05:46 -07:00
2024-01-22 12:48:44 +08:00
2024-07-09 08:02:48 -07:00
2022-06-30 18:09:28 +08:00
2022-03-04 11:13:37 +08:00
2021-12-22 15:48:10 +08:00
2022-03-24 20:01:34 +08:00