shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-10 04:48:04 +09:00
Code Issues Packages Projects Releases Wiki Activity

ethernet: g12b/A exphy,change default param [1/1]

Browse Source 
PD#SWPL-10391

Problem:
g12b revA and revB need one code for two parameter

Solution:
dts set g12b revB parameter
read chipversion,if g12b revA, change the parameter by default value

Verify:
verify on g12b w200 board,revA and revB

Change-Id: I9cc4cd6c370207dce22dd0c7df51a6c71397e235
Signed-off-by: Zhuo Wang <zhuo.wang@amlogic.com>
This commit is contained in:
Zhuo Wang
2019-06-28 13:04:57 +08:00
committed by Tao Zeng
parent 594e7bb8d7
commit 1ec07a08bb
1 changed files with 14 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
drivers/net/ethernet/stmicro/stmmac/dwmac-meson.c
View File

@@ -24,6 +24,7 @@
#include <linux/gpio/consumer.h>
#include "dwmac1000.h"
#include "dwmac_dma.h"
#include <linux/amlogic/cpu_version.h>
#endif
#include "stmmac_platform.h"
@@ -380,6 +381,13 @@ static void __iomem *g12a_network_interface_setup(struct platform_device *pdev)
pr_debug("set exphy tx delay\n");
if (of_property_read_u32(np, "rx_delay", &external_rx_delay))
pr_debug("set exphy rx delay\n");
if (is_meson_g12b_cpu()) {
if (is_meson_rev_a()) {
external_rx_delay = 0;
external_tx_delay = 0;
writel(0x1621, REG_ETH_reg0_addr);
}
}
/* only exphy support wol since g12a*/
/*we enable/disable wol with item in dts with "wol=<1>"*/
if (of_property_read_u32(np, "wol",
@@ -398,6 +406,12 @@ static void __iomem *g12a_network_interface_setup(struct platform_device *pdev)
writel(cali_val, REG_ETH_reg0_addr +
REG_ETH_REG1_OFFSET);
if (is_meson_g12b_cpu()) {
if (is_meson_rev_a()) {
writel(0x10000, REG_ETH_reg0_addr +
REG_ETH_REG1_OFFSET);
}
}
pin_ctl = devm_pinctrl_get_select
(&pdev->dev, "external_eth_pins");
return REG_ETH_reg0_addr;