shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-09 20:32:04 +09:00
Code Issues Packages Projects Releases Wiki Activity

edit div_clk_for_pll_int

Browse Source
This commit is contained in:
xxx
2013-05-06 17:45:58 +08:00
parent 3a59aec9e5
commit 2856fc4998
1 changed files with 2 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
arch/arm/mach-rk3188/clock_data.c
View File

@@ -3424,7 +3424,6 @@ static int pll_get_flag(void)
static void __init rk30_clock_common_init(unsigned long gpll_rate, unsigned long cpll_rate)
{
div_clk_for_pll_init();
//general
clk_set_rate_nolock(&general_pll_clk, gpll_rate);
//code pll
@@ -3534,6 +3533,8 @@ void __init _rk30_clock_data_init(unsigned long gpll, unsigned long cpll, int fl
#endif
clk_register(lk->clk);
}
div_clk_for_pll_init();
clk_recalculate_root_clocks_nolock();
loops_per_jiffy = CLK_LOOPS_RECALC(arm_pll_clk.rate);