shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-09 12:17:12 +09:00
Code Issues Packages Projects Releases Wiki Activity

lcd: update tcon_pll lock setting for tl1 [1/1]

Browse Source 
PD#SWPL-2983

Problem:
tcon_pll lock is affected by VDDEE voltage

Solution:
change tcon_pll lock setting to avoid VDDEE effection

Verify:
x301

Change-Id: I2f9d4638274fe3acdf5d8954b3670e7c108782e1
Signed-off-by: Evoke Zhang <evoke.zhang@amlogic.com>
This commit is contained in:
Evoke Zhang
2018-12-07 11:27:24 +08:00
committed by Dongjin Kim
parent 2e5edbe58c
commit 306d4ca98a
1 changed files with 40 additions and 36 deletions
Download Patch File Download Diff File Expand all files Collapse all files

76
drivers/amlogic/media/vout/lcd/lcd_clk_config.c
View File

@@ -518,88 +518,92 @@ static void lcd_set_pll_tl1(struct lcd_clk_config_s *cConf)
switch (lcd_drv->lcd_config->lcd_basic.lcd_type) {
case LCD_LVDS:
lcd_hiu_write(HHI_TCON_PLL_CNTL0, 0x000704ad);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL0, 0x200704ad);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL0, 0x300704ad);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL1, 0x10508000);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL2, 0x00001108);
mdelay(10);
udelay(10);
//lcd_hiu_write(HHI_TCON_PLL_CNTL3, 0x10058f30);
lcd_hiu_write(HHI_TCON_PLL_CNTL3, 0x10051400);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL4, 0x010100c0);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL4, 0x038300c0);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL0, 0x340704ad);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL0, 0x142e04ad);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL2, 0x00003008);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL4, 0x0b8300c0);
mdelay(10);
udelay(10);
break;
case LCD_VBYONE:
lcd_hiu_write(HHI_TCON_PLL_CNTL0, 0x000f04f7);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL0, 0x200f04f7);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL0, 0x300f04f7);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL1, 0x10110000);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL2, 0x00001108);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL3, 0x10051400);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL4, 0x010100c0);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL4, 0x038300c0);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL0, 0x340f04f7);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL0, 0x140f04f7);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL2, 0x00003008);
mdelay(10);
udelay(10);
break;
case LCD_P2P:
lcd_hiu_write(HHI_TCON_PLL_CNTL0, 0x000f04e1);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL0, 0x200604e1);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL0, 0x300604e1);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL1, 0x10208000);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL2, 0x00001108);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL3, 0x10058f30);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL4, 0x010100c0);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL4, 0x038300c0);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL0, 0x340604e1);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL0, 0x14af04e1);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL2, 0x00003008);
mdelay(10);
udelay(10);
lcd_hiu_write(HHI_TCON_PLL_CNTL4, 0x0b8300c0);
mdelay(10);
udelay(10);
break;
default:
break;
}
#endif
ret = lcd_pll_wait_lock(HHI_TCON_PLL_CNTL0, LCD_PLL_LOCK_TL1);
if (ret)
if (ret) {
LCDERR("hpll lock failed\n");
} else {
udelay(100);
lcd_hiu_setb(HHI_TCON_PLL_CNTL2, 1, 5, 1);
}
if (cConf->ss_level > 0)
lcd_set_pll_ss_tl1(cConf->ss_level);