shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-09 12:17:12 +09:00
Code Issues Packages Projects Releases Wiki Activity

drm/bridge: analogix_dp: Fix spelling mistake "PATTREN" -> "PATTERN"

Browse Source 
Fixes: 304dbb104d ("drm/bridge: analogix_dp: Add DP Test Automation")
Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com>
Change-Id: I36c330443cffc2af66802d049655d400f62f849e
This commit is contained in:
Wyon Bi
2022-07-15 09:46:43 +00:00
committed by Tao Huang
parent 57c895222f
commit 4217dba0c3
3 changed files with 6 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
drivers/gpu/drm/bridge/analogix/analogix_dp_core.c
View File

@@ -1030,11 +1030,11 @@ static void analogix_dp_process_phy_request(struct analogix_dp_device *dp)
break;
case DP_PHY_TEST_PATTERN_80BIT_CUSTOM:
dev_info(dp->dev, "Set 80Bit Custom Phy Test Pattern\n");
analogix_dp_set_training_pattern(dp, TEST_PATTREN_80BIT);
analogix_dp_set_training_pattern(dp, TEST_PATTERN_80BIT);
break;
case DP_PHY_TEST_PATTERN_CP2520:
dev_info(dp->dev, "Set HBR2 compliance Phy Test Pattern\n");
analogix_dp_set_training_pattern(dp, TEST_PATTREN_HBR2);
analogix_dp_set_training_pattern(dp, TEST_PATTERN_HBR2);
break;
default:
dev_err(dp->dev, "Invalid Phy Test Pattern: %d\n", data->phy_pattern);

4
drivers/gpu/drm/bridge/analogix/analogix_dp_core.h
View File

@@ -71,8 +71,8 @@ enum pattern_set {
TRAINING_PTN1,
TRAINING_PTN2,
TRAINING_PTN3,
TEST_PATTREN_80BIT,
TEST_PATTREN_HBR2,
TEST_PATTERN_80BIT,
TEST_PATTERN_HBR2,
DP_NONE
};

4
drivers/gpu/drm/bridge/analogix/analogix_dp_reg.c
View File

@@ -735,7 +735,7 @@ void analogix_dp_set_training_pattern(struct analogix_dp_device *dp,
reg = SCRAMBLING_DISABLE | SW_TRAINING_PATTERN_SET_PTN3;
analogix_dp_write(dp, ANALOGIX_DP_TRAINING_PTN_SET, reg);
break;
case TEST_PATTREN_80BIT:
case TEST_PATTERN_80BIT:
reg = 0x3e0f83e0;
analogix_dp_write(dp, ANALOGIX_DP_TEST_80B_PATTERN0, reg);
reg = 0x0f83e0f8;
@@ -745,7 +745,7 @@ void analogix_dp_set_training_pattern(struct analogix_dp_device *dp,
reg = SCRAMBLING_ENABLE | LINK_QUAL_PATTERN_SET_80BIT;
analogix_dp_write(dp, ANALOGIX_DP_TRAINING_PTN_SET, reg);
break;
case TEST_PATTREN_HBR2:
case TEST_PATTERN_HBR2:
reg = 0xfb;
analogix_dp_write(dp, ANALOGIX_DP_TEST_HBR2_PATTERN, reg);
reg = SCRAMBLING_ENABLE | LINK_QUAL_PATTERN_SET_HBR2;