shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-10 04:48:04 +09:00
Code Issues Packages Projects Releases Wiki Activity

eARCrx: add hdmitx hpd notify [1/1]

Browse Source 
PD#SWPL-6861

Problem:
Wrong val for init bandgap

Solution:
If PHY_CNTL0 is 0, then enable it, otherwise no need.

Verify:
SM1/AC200

Change-Id: I9e4a7bbe5d4b02cd8e9b2d5da87b4e572bdeb67e
Signed-off-by: Zongdong Jiao <zongdong.jiao@amlogic.com>
This commit is contained in:
Zongdong Jiao
2019-08-01 14:43:18 +08:00
committed by Tao Zeng
parent 737031cee3
commit 4ec6e65c70
1 changed files with 7 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
drivers/amlogic/media/vout/hdmitx/hdmi_tx_20/hw/hdmi_tx_hw.c
View File

@@ -644,12 +644,17 @@ void HDMITX_Meson_Init(struct hdmitx_dev *hdev)
static void hdmitx_phy_bandgap_en(struct hdmitx_dev *hdev)
{
unsigned int val = 0;
switch (hdev->chip_type) {
case MESON_CPU_ID_TM2:
hd_write_reg(P_TM2_HHI_HDMI_PHY_CNTL0, 0x0b4242);
val = hd_read_reg(P_TM2_HHI_HDMI_PHY_CNTL0);
if (val == 0)
hd_write_reg(P_TM2_HHI_HDMI_PHY_CNTL0, 0x0b4242);
break;
case MESON_CPU_ID_SM1:
hd_write_reg(P_HHI_HDMI_PHY_CNTL0, 0x0b4242);
val = hd_read_reg(P_HHI_HDMI_PHY_CNTL0);
if (val == 0)
hd_write_reg(P_HHI_HDMI_PHY_CNTL0, 0x0b4242);
break;
default:
break;