mirror of
https://github.com/hardkernel/linux.git
synced 2026-06-10 04:48:04 +09:00
lcd: VPU: encl input buffer reset delay and limit input buffer din phase [1/1]
PD#SWPL-6649 Problem: encl input buffer reset delay and limit input buffer din phase Solution: set sync_vpp go filed back to encl_clk Verify: t962x3_ab301 Change-Id: I3fc681d408950e7647cfb08bb19bc66f2f8719b6 Signed-off-by: shaochan.liu <shaochan.liu@amlogic.com>
This commit is contained in:
@@ -196,11 +196,15 @@ static void lcd_venc_set(struct lcd_config_s *pconf)
|
||||
|
||||
switch (lcd_drv->data->chip_type) {
|
||||
case LCD_CHIP_TL1:
|
||||
case LCD_CHIP_TM2:
|
||||
/*[15:14]: 2'b10 or 2'b01*/
|
||||
lcd_vcbus_write(ENCL_INBUF_CNTL1, (2 << 14) | (h_active - 1));
|
||||
lcd_vcbus_write(ENCL_INBUF_CNTL0, 0x200);
|
||||
break;
|
||||
case LCD_CHIP_TM2:
|
||||
/*[15:14]: 2'b10 or 2'b01 bit13:1*/
|
||||
lcd_vcbus_write(ENCL_INBUF_CNTL1, (5 << 13) | (h_active - 1));
|
||||
lcd_vcbus_write(ENCL_INBUF_CNTL0, 0x200);
|
||||
break;
|
||||
default:
|
||||
break;
|
||||
}
|
||||
|
||||
@@ -181,11 +181,15 @@ static void lcd_venc_set(struct lcd_config_s *pconf)
|
||||
|
||||
switch (lcd_drv->data->chip_type) {
|
||||
case LCD_CHIP_TL1:
|
||||
case LCD_CHIP_TM2:
|
||||
/*[15:14]: 2'b10 or 2'b01*/
|
||||
lcd_vcbus_write(ENCL_INBUF_CNTL1, (2 << 14) | (h_active - 1));
|
||||
lcd_vcbus_write(ENCL_INBUF_CNTL0, 0x200);
|
||||
break;
|
||||
case LCD_CHIP_TM2:
|
||||
/*[15:14]: 2'b10 or 2'b01, bit13:1*/
|
||||
lcd_vcbus_write(ENCL_INBUF_CNTL1, (5 << 13) | (h_active - 1));
|
||||
lcd_vcbus_write(ENCL_INBUF_CNTL0, 0x200);
|
||||
break;
|
||||
default:
|
||||
break;
|
||||
}
|
||||
|
||||
Reference in New Issue
Block a user