shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-09 12:17:12 +09:00
Code Issues Packages Projects Releases Wiki Activity

RK3188:ddr_get_dpll_status only use for RK3188

Browse Source
This commit is contained in:
cym
2013-05-06 11:26:24 +08:00
parent fa83fbf267
commit 6b7ef38e47
1 changed files with 5 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
arch/arm/mach-rk30/ddr.c
View File

@@ -3391,8 +3391,9 @@ void __sramlocalfunc ddr_set_pll_exit_3168(uint32 freq_slew,uint32_t dqstr_value
}
#endif
static bool ddr_dpll_status = true;
#if defined(CONFIG_ARCH_RK3188)
extern int efuse_readregs(u32 addr, u32 length, u8 *pData);
bool ddr_dpll_status = true;
void ddr_get_dpll_status(void) //DPLL fial rerurn 0;DPLL good return 1;
{
uint8_t data_buf[32 + 1];
@@ -3403,7 +3404,7 @@ void ddr_get_dpll_status(void) //DPLL fial rerurn 0;DPLL good return 1;
else
ddr_dpll_status = true;
}
#endif
uint32_t __sramfunc ddr_change_freq_sram(uint32_t nMHz)
{
@@ -3807,8 +3808,9 @@ int ddr_init(uint32_t dram_speed_bin, uint32_t freq)
uint32_t gsr,dqstr;
ddr_print("version 1.00 20130427 \n");
#if defined(CONFIG_ARCH_RK3188)
ddr_get_dpll_status();
#endif
mem_type = pPHY_Reg->DCR.b.DDRMD;
ddr_speed_bin = dram_speed_bin;