shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-09 20:32:04 +09:00
Code Issues Packages Projects Releases Wiki Activity

UPSTREAM: arm64: Fix cache maintenance function comments

Browse Source 
Fix and expand comments for the cache maintenance functions in
cacheflush.h. Adds comments to functions that weren't described
before. Explains what the functions do using Arm Architecture
Reference Manual terminology.

No functional change intended.

Acked-by: Mark Rutland <mark.rutland@arm.com>
Signed-off-by: Fuad Tabba <tabba@google.com>
Reviewed-by: Ard Biesheuvel <ardb@kernel.org>
Link: https://lore.kernel.org/r/20210524083001.2586635-18-tabba@google.com
Signed-off-by: Will Deacon <will@kernel.org>
(cherry picked from commit 393239be1b)
Signed-off-by: Will Deacon <willdeacon@google.com>
Bug: 192636784
Change-Id: Idfae63fb707e8f99783951d4c59a36aedf2eff22
This commit is contained in:
Fuad Tabba
2021-05-24 09:30:00 +01:00
committed by Will Deacon
parent 36c2779402
commit 7cf2172961
1 changed files with 30 additions and 17 deletions
Download Patch File Download Diff File Expand all files Collapse all files

47
arch/arm64/include/asm/cacheflush.h
View File

@@ -30,31 +30,44 @@
* the implementation assumes non-aliasing VIPT D-cache and (aliasing)
* VIPT I-cache.
*
* flush_icache_range(start, end)
* All functions below apply to the interval [start, end)
* - start - virtual start address (inclusive)
* - end - virtual end address (exclusive)
*
* Ensure coherency between the I-cache and the D-cache in the
* region described by start, end.
* - start - virtual start address
* - end - virtual end address
* __flush_icache_range(start, end)
*
* invalidate_icache_range(start, end)
*
* Invalidate the I-cache in the region described by start, end.
* - start - virtual start address
* - end - virtual end address
* Ensure coherency between the I-cache and the D-cache region to
* the Point of Unification.
*
* __flush_cache_user_range(start, end)
*
* Ensure coherency between the I-cache and the D-cache in the
* region described by start, end.
* - start - virtual start address
* - end - virtual end address
* Ensure coherency between the I-cache and the D-cache region to
* the Point of Unification.
* Use only if the region might access user memory.
*
* invalidate_icache_range(start, end)
*
* Invalidate I-cache region to the Point of Unification.
*
* __flush_dcache_area(start, end)
*
* Ensure that the data held in page is written back.
* - start - virtual start address
* - end - virtual end address
* Clean and invalidate D-cache region to the Point of Coherency.
*
* __inval_dcache_area(start, end)
*
* Invalidate D-cache region to the Point of Coherency.
*
* __clean_dcache_area_poc(start, end)
*
* Clean D-cache region to the Point of Coherency.
*
* __clean_dcache_area_pop(start, end)
*
* Clean D-cache region to the Point of Persistence.
*
* __clean_dcache_area_pou(start, end)
*
* Clean D-cache region to the Point of Unification.
*/
extern void __flush_icache_range(unsigned long start, unsigned long end);
extern void invalidate_icache_range(unsigned long start, unsigned long end);