shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-09 20:32:04 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: fix interrupts property of rk3368

Browse Source 
Change-Id: I5eae4d300fe8f2057ce4ee9fcbb5144cdae1a4d9
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
This commit is contained in:
Tao Huang
2018-01-04 18:51:05 +08:00
parent 82f0d683a3
commit 7f4dca3e62
5 changed files with 6 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
arch/arm64/boot/dts/rockchip/rk3368-android.dtsi
View File

@@ -53,7 +53,7 @@
rockchip,baudrate = <115200>; /* Only 115200 and 1500000 */
pinctrl-names = "default";
pinctrl-0 = <&uart2_xfer>;
interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH 0>; /* signal irq */
interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>; /* signal irq */
};
reserved-memory {

2
arch/arm64/boot/dts/rockchip/rk3368-px5-evb-android.dts
View File

@@ -65,7 +65,7 @@
rockchip,baudrate = <115200>;
pinctrl-names = "default";
pinctrl-0 = <&uart4_xfer>;
interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH 0>;
interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>;
};
firmware {

2
arch/arm64/boot/dts/rockchip/rk3368-r88-dcdc.dts
View File

@@ -548,7 +548,7 @@
&pwm3 {
status = "okay";
interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH 0>;
interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;
compatible = "rockchip,remotectl-pwm";
remote_pwm_id = <3>;
handle_cpu_id = <1>;

2
arch/arm64/boot/dts/rockchip/rk3368-r88.dts
View File

@@ -722,7 +722,7 @@
&pwm3 {
status = "okay";
interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH 0>;
interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;
compatible = "rockchip,remotectl-pwm";
remote_pwm_id = <3>;
handle_cpu_id = <1>;

4
arch/arm64/boot/dts/rockchip/rk3368.dtsi
View File

@@ -1303,7 +1303,7 @@
iommu_enabled = <1>;
iommus = <&iep_mmu>;
reg = <0x0 0xff900000 0x0 0x800>;
interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH 0>;
interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cru ACLK_IEP>, <&cru HCLK_IEP>;
clock-names = "aclk_iep", "hclk_iep";
power-domains = <&power RK3368_PD_VIO>;
@@ -1315,7 +1315,7 @@
iep_mmu: iommu@ff900800 {
compatible = "rockchip,iommu";
reg = <0x0 0xff900800 0x0 0x100>;
interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH 0>;
interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "iep_mmu";
power-domains = <&power RK3368_PD_VIO>;
#iommu-cells = <0>;