shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-09 12:17:12 +09:00
Code Issues Packages Projects Releases Wiki Activity

dt-bindings: sound: rockchip: Add binding for rockchip codec digital

Browse Source 
It's mainly composed of digital ADC and digital DAC. The digital ADC
converts PDM data into PCM data and then sends them out through I2S.
The digital DAC receives PCM data from I2S and then converts them into
PDM data.

Change-Id: I46533228b67c127e6fa70d45d4152763fa7290e0
Signed-off-by: Sugar Zhang <sugar.zhang@rock-chips.com>
This commit is contained in:
Sugar Zhang
2020-03-05 09:34:43 +08:00
committed by Tao Huang
parent 0bd3266c20
commit 7fe2a9bb56
1 changed files with 31 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

31
Documentation/devicetree/bindings/sound/rockchip,codec-digital.txt Normal file
View File

@@ -0,0 +1,31 @@
* Rockchip Codec Digital Interface
Required properties:
- compatible: should be one of the following
- "rockchip,codec-digital-v1"
- "rockchip,rv1126-codec-digital"
- reg: physical base address of the controller and length of memory mapped
region.
- clocks: a list of phandle + clock-specifer pairs, one for each entry in clock-names.
- clock-names: clock names.
- rockchip,bclk-fs: configure the bclk fs.
- resets: a list of phandle + reset-specifer paris, one for each entry in reset-names.
- reset-names: reset names, should include "reset".
- rockchip,grf: the phandle of the syscon node for GRF register.
Example:
rkacdc_dig: codec-digital@ff850000 {
compatible = "rockchip,codec-digital-v1";
reg = <0xff850000 0x1000>;
clocks = <&cru CLK_ACDCDIG_ADC>, <&cru CLK_ACDCDIG_DAC>,
<&cru PCLK_ACDCDIG>;
clock-names = "adc", "dac", "pclk";
pinctrl-names = "default";
pinctrl-0 = <&acodec_pins>;
resets = <&cru SRST_ACDCDIG>;
reset-names = "reset" ;
rockchip,grf = <&grf>;
status = "disabled";
};