shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-05 18:41:58 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: qcom: sm8350: Use proper CPU compatibles

Browse Source 
[ Upstream commit 4390730cc1 ]

The Kryo names (once again) turned out to be fake. The CPUs report:

0x412fd050 (CA55 r2p0) (0 - 3)
0x411fd410 (CA78 r1p1) (4 - 6)
0x411fd440 (CX1  r1p1) (7)

Use the compatibles that reflect that.

Fixes: b7e8f433a6 ("arm64: dts: qcom: Add basic devicetree support for SM8350 SoC")
Signed-off-by: Konrad Dybcio <konrad.dybcio@linaro.org>
Link: https://lore.kernel.org/r/20230706-topic-sm8350-cpu-compat-v1-1-f8d6a1869781@linaro.org
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
Konrad Dybcio
2023-07-06 18:35:37 +02:00
committed by Greg Kroah-Hartman
parent db336dcb01
commit 8fd3533f4b
1 changed files with 8 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

16
arch/arm64/boot/dts/qcom/sm8350.dtsi
View File

@@ -63,7 +63,7 @@
CPU0: cpu@0 { CPU0: cpu@0 {
device_type = "cpu"; device_type = "cpu";
compatible = "qcom,kryo685"; compatible = "arm,cortex-a55";
reg = <0x0 0x0>; reg = <0x0 0x0>;
enable-method = "psci"; enable-method = "psci";
next-level-cache = <&L2_0>; next-level-cache = <&L2_0>;
@@ -82,7 +82,7 @@
CPU1: cpu@100 { CPU1: cpu@100 {
device_type = "cpu"; device_type = "cpu";
compatible = "qcom,kryo685"; compatible = "arm,cortex-a55";
reg = <0x0 0x100>; reg = <0x0 0x100>;
enable-method = "psci"; enable-method = "psci";
next-level-cache = <&L2_100>; next-level-cache = <&L2_100>;
@@ -98,7 +98,7 @@
CPU2: cpu@200 { CPU2: cpu@200 {
device_type = "cpu"; device_type = "cpu";
compatible = "qcom,kryo685"; compatible = "arm,cortex-a55";
reg = <0x0 0x200>; reg = <0x0 0x200>;
enable-method = "psci"; enable-method = "psci";
next-level-cache = <&L2_200>; next-level-cache = <&L2_200>;
@@ -114,7 +114,7 @@
CPU3: cpu@300 { CPU3: cpu@300 {
device_type = "cpu"; device_type = "cpu";
compatible = "qcom,kryo685"; compatible = "arm,cortex-a55";
reg = <0x0 0x300>; reg = <0x0 0x300>;
enable-method = "psci"; enable-method = "psci";
next-level-cache = <&L2_300>; next-level-cache = <&L2_300>;
@@ -130,7 +130,7 @@
CPU4: cpu@400 { CPU4: cpu@400 {
device_type = "cpu"; device_type = "cpu";
compatible = "qcom,kryo685"; compatible = "arm,cortex-a78";
reg = <0x0 0x400>; reg = <0x0 0x400>;
enable-method = "psci"; enable-method = "psci";
next-level-cache = <&L2_400>; next-level-cache = <&L2_400>;
@@ -146,7 +146,7 @@
CPU5: cpu@500 { CPU5: cpu@500 {
device_type = "cpu"; device_type = "cpu";
compatible = "qcom,kryo685"; compatible = "arm,cortex-a78";
reg = <0x0 0x500>; reg = <0x0 0x500>;
enable-method = "psci"; enable-method = "psci";
next-level-cache = <&L2_500>; next-level-cache = <&L2_500>;
@@ -163,7 +163,7 @@
CPU6: cpu@600 { CPU6: cpu@600 {
device_type = "cpu"; device_type = "cpu";
compatible = "qcom,kryo685"; compatible = "arm,cortex-a78";
reg = <0x0 0x600>; reg = <0x0 0x600>;
enable-method = "psci"; enable-method = "psci";
next-level-cache = <&L2_600>; next-level-cache = <&L2_600>;
@@ -179,7 +179,7 @@
CPU7: cpu@700 { CPU7: cpu@700 {
device_type = "cpu"; device_type = "cpu";
compatible = "qcom,kryo685"; compatible = "arm,cortex-x1";
reg = <0x0 0x700>; reg = <0x0 0x700>;
enable-method = "psci"; enable-method = "psci";
next-level-cache = <&L2_700>; next-level-cache = <&L2_700>;