shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-09 12:17:12 +09:00
Code Issues Packages Projects Releases Wiki Activity

RK3368: spi: spi0 2csn,spi1 2csn,sp2 1csn in dts config

Browse Source 
Signed-off-by: Huibin Hong <huibin.hong@rock-chips.com>
This commit is contained in:
Huibin Hong
2015-03-19 17:54:54 +08:00
parent 835766d5fe
commit a3dbbc2deb
2 changed files with 15 additions and 14 deletions
Download Patch File Download Diff File Expand all files Collapse all files

22
arch/arm64/boot/dts/rk3368-tb_8846.dts
View File

@@ -342,7 +342,16 @@
type = <0>;
enable_dma = <0>;
};
spi_test@11 {
compatible = "rockchip,spi_test_bus1_cs1";
reg = <1>;
spi-max-frequency = <24000000>;
//spi-cpha;
//spi-cpol;
poll_mode = <0>;
type = <0>;
enable_dma = <1>;
};
*/
};
@@ -360,17 +369,6 @@
type = <0>;
enable_dma = <0>;
};
spi_test@21 {
compatible = "rockchip,spi_test_bus2_cs1";
reg = <1>;
spi-max-frequency = <24000000>;
//spi-cpha;
//spi-cpol;
poll_mode = <0>;
type = <0>;
enable_dma = <0>;
};
*/
};

7
arch/arm64/boot/dts/rk3368.dtsi
View File

@@ -438,9 +438,9 @@
#address-cells = <1>;
#size-cells = <0>;
pinctrl-names = "default";
pinctrl-0 = <&spi1_clk &spi1_tx &spi1_rx &spi1_cs0>;
pinctrl-0 = <&spi1_clk &spi1_tx &spi1_rx &spi1_cs0 &spi1_cs1>;
rockchip,spi-src-clk = <1>;
num-cs = <1>;
num-cs = <2>;
clocks = <&clk_spi1>, <&clk_gates19 5>;
clock-names = "spi", "pclk_spi1";
//dmas = <&pdma1 13>, <&pdma1 14>;
@@ -1623,6 +1623,9 @@
spi1_tx: spi1-tx {
rockchip,pins = <1 GPIO_C1 RK_FUNC_2 &pcfg_pull_up>;
};
spi1_cs1: spi1-cs1 {
rockchip,pins = <3 GPIO_D4 RK_FUNC_2 &pcfg_pull_up>;
};
};
spi2 {