shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-10 04:48:04 +09:00
Code Issues Packages Projects Releases Wiki Activity

ARM64: dts: rk3366: assign rates for aclk_bus and aclk_peri

Browse Source 
Assign rates for aclk_bus and aclk_peri according to our original design.

Change-Id: Iab4961d485421151be5dbdacf6929800150ab342
Signed-off-by: Feng Xiao <xf@rock-chips.com>
This commit is contained in:
Feng Xiao
2016-03-23 10:54:49 +08:00
committed by Gerrit Code Review
parent 854c7f9559
commit be882fb6ba
1 changed files with 6 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
arch/arm64/boot/dts/rockchip/rk3366.dtsi
View File

@@ -668,7 +668,9 @@
<&cru PLL_NPLL>, <&cru PLL_MPLL>,
<&cru PLL_WPLL>, <&cru PLL_BPLL>,
<&cru ACLK_VOP_FULL>, <&cru ACLK_VOP_LITE>,
<&cru HCLK_VOP_LITE>,<&cru HCLK_VOP_LITE>;
<&cru HCLK_VOP_LITE>,<&cru HCLK_VOP_LITE>,
<&cru ACLK_BUS>, <&cru ACLK_PERI0>,
<&cru ACLK_PERI1>;
assigned-clock-rates =
<0>,
<0>, <0>,
@@ -676,7 +678,9 @@
<594000000>, <594000000>,
<960000000>, <520000000>,
<375000000>, <288000000>,
<100000000>, <100000000>;
<100000000>, <100000000>,
<288000000>, <288000000>,
<144000000>;
assigned-clock-parents =
<&cru SCLK_32K_INTR>,
<&cru SCLK_MPLL_SRC>, <&cru PLL_NPLL>;