shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-08 20:07:46 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: rk3588s-tablet: add dp display for rk3588s tablet

Browse Source 
Signed-off-by: Jianhui Wang <wjh@rock-chips.com>
Change-Id: I706d737fff06724d46ed56675d1dc620f10dbb27
This commit is contained in:
Jianhui Wang
2021-11-23 16:19:48 +08:00
committed by Tao Huang
parent 02959a1d28
commit c87b8fcb8a
1 changed files with 36 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

38
arch/arm64/boot/dts/rockchip/rk3588s-tablet.dtsi
View File

@@ -259,6 +259,14 @@
mem-supply = <&vdd_cpu_big1_mem_s0>; mem-supply = <&vdd_cpu_big1_mem_s0>;
}; };
&dp0 {
status = "okay";
};
&dp0_in_vp1 {
status = "okay";
};
&edp0 { &edp0 {
force-hpd; force-hpd;
status = "okay"; status = "okay";
@@ -474,6 +482,17 @@
source-pdos = source-pdos =
<PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM)>; <PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM)>;
altmodes {
#address-cells = <1>;
#size-cells = <0>;
altmode@0 {
reg = <0>;
svid = <0xff01>;
vdo = <0xffffffff>;
};
};
ports { ports {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
@@ -484,6 +503,13 @@
remote-endpoint = <&usbdp_phy0_orientation_switch>; remote-endpoint = <&usbdp_phy0_orientation_switch>;
}; };
}; };
port@1 {
reg = <1>;
dp_altmode_mux: endpoint {
remote-endpoint = <&usbdp_phy0_dp_altmode_mux>;
};
};
}; };
}; };
}; };
@@ -764,9 +790,12 @@
}; };
&usbdp_phy0 { &usbdp_phy0 {
orientation-switch;
svid = <0xff01>;
sbu1-dc-gpios = <&gpio4 RK_PA6 GPIO_ACTIVE_HIGH>;
sbu2-dc-gpios = <&gpio4 RK_PA7 GPIO_ACTIVE_HIGH>;
status = "okay"; status = "okay";
orientation-switch;
port { port {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
@@ -774,6 +803,11 @@
reg = <0>; reg = <0>;
remote-endpoint = <&usbc0_orien_sw>; remote-endpoint = <&usbc0_orien_sw>;
}; };
usbdp_phy0_dp_altmode_mux: endpoint@1 {
reg = <1>;
remote-endpoint = <&dp_altmode_mux>;
};
}; };
}; };
@@ -816,7 +850,7 @@
&vop { &vop {
assigned-clocks = <&cru DCLK_VOP2_SRC>, <&cru DCLK_VOP2_SRC>, assigned-clocks = <&cru DCLK_VOP2_SRC>, <&cru DCLK_VOP2_SRC>,
<&cru DCLK_VOP2_SRC>, <&cru DCLK_VOP3>; <&cru DCLK_VOP2_SRC>, <&cru DCLK_VOP3>;
assigned-clock-parents = <0>, <0>, <&cru PLL_V0PLL>, <0>; assigned-clock-parents = <0>, <&cru PLL_GPLL>, <&cru PLL_V0PLL>, <0>;
status = "okay"; status = "okay";
}; };