shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-09 12:17:12 +09:00
Code Issues Packages Projects Releases Wiki Activity

ARM: dts: at91: use clock-controller name for PMC nodes

Browse Source 
Use clock-controller generic name for PMC nodes.

Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Link: https://lore.kernel.org/r/20230517094119.2894220-2-claudiu.beznea@microchip.com
This commit is contained in:
Claudiu Beznea
2023-05-17 12:41:15 +03:00
parent 08e4dd1d12
commit d08f92bdfb
19 changed files with 19 additions and 19 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
arch/arm/boot/dts/at91rm9200.dtsi
View File

@@ -102,7 +102,7 @@
reg = <0xffffff00 0x100>;
};
pmc: pmc@fffffc00 {
pmc: clock-controller@fffffc00 {
compatible = "atmel,at91rm9200-pmc", "syscon";
reg = <0xfffffc00 0x100>;
interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;

2
arch/arm/boot/dts/at91sam9260.dtsi
View File

@@ -115,7 +115,7 @@
reg = <0xffffee00 0x200>;
};
pmc: pmc@fffffc00 {
pmc: clock-controller@fffffc00 {
compatible = "atmel,at91sam9260-pmc", "syscon";
reg = <0xfffffc00 0x100>;
interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;

2
arch/arm/boot/dts/at91sam9261.dtsi
View File

@@ -599,7 +599,7 @@
};
};
pmc: pmc@fffffc00 {
pmc: clock-controller@fffffc00 {
compatible = "atmel,at91sam9261-pmc", "syscon";
reg = <0xfffffc00 0x100>;
interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;

2
arch/arm/boot/dts/at91sam9263.dtsi
View File

@@ -101,7 +101,7 @@
atmel,external-irqs = <30 31>;
};
pmc: pmc@fffffc00 {
pmc: clock-controller@fffffc00 {
compatible = "atmel,at91sam9263-pmc", "syscon";
reg = <0xfffffc00 0x100>;
interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;

2
arch/arm/boot/dts/at91sam9g20.dtsi
View File

@@ -41,7 +41,7 @@
atmel,adc-startup-time = <40>;
};
pmc: pmc@fffffc00 {
pmc: clock-controller@fffffc00 {
compatible = "atmel,at91sam9g20-pmc", "atmel,at91sam9260-pmc", "syscon";
};
};

2
arch/arm/boot/dts/at91sam9g25.dtsi
View File

@@ -26,7 +26,7 @@
>;
};
pmc: pmc@fffffc00 {
pmc: clock-controller@fffffc00 {
compatible = "atmel,at91sam9g25-pmc", "atmel,at91sam9x5-pmc", "syscon";
};
};

2
arch/arm/boot/dts/at91sam9g35.dtsi
View File

@@ -25,7 +25,7 @@
>;
};
pmc: pmc@fffffc00 {
pmc: clock-controller@fffffc00 {
compatible = "atmel,at91sam9g35-pmc", "atmel,at91sam9x5-pmc", "syscon";
};
};

2
arch/arm/boot/dts/at91sam9g45.dtsi
View File

@@ -129,7 +129,7 @@
reg = <0xffffea00 0x200>;
};
pmc: pmc@fffffc00 {
pmc: clock-controller@fffffc00 {
compatible = "atmel,at91sam9g45-pmc", "syscon";
reg = <0xfffffc00 0x100>;
interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;

2
arch/arm/boot/dts/at91sam9n12.dtsi
View File

@@ -118,7 +118,7 @@
reg = <0xffffea00 0x200>;
};
pmc: pmc@fffffc00 {
pmc: clock-controller@fffffc00 {
compatible = "atmel,at91sam9n12-pmc", "syscon";
reg = <0xfffffc00 0x200>;
#clock-cells = <2>;

2
arch/arm/boot/dts/at91sam9rl.dtsi
View File

@@ -763,7 +763,7 @@
};
};
pmc: pmc@fffffc00 {
pmc: clock-controller@fffffc00 {
compatible = "atmel,at91sam9rl-pmc", "syscon";
reg = <0xfffffc00 0x100>;
interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;

2
arch/arm/boot/dts/at91sam9x25.dtsi
View File

@@ -27,7 +27,7 @@
>;
};
pmc: pmc@fffffc00 {
pmc: clock-controller@fffffc00 {
compatible = "atmel,at91sam9x25-pmc", "atmel,at91sam9x5-pmc", "syscon";
};
};

2
arch/arm/boot/dts/at91sam9x35.dtsi
View File

@@ -26,7 +26,7 @@
>;
};
pmc: pmc@fffffc00 {
pmc: clock-controller@fffffc00 {
compatible = "atmel,at91sam9x35-pmc", "atmel,at91sam9x5-pmc", "syscon";
};
};

2
arch/arm/boot/dts/at91sam9x5.dtsi
View File

@@ -126,7 +126,7 @@
reg = <0xffffea00 0x200>;
};
pmc: pmc@fffffc00 {
pmc: clock-controller@fffffc00 {
compatible = "atmel,at91sam9x5-pmc", "syscon";
reg = <0xfffffc00 0x200>;
interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;

2
arch/arm/boot/dts/sam9x60.dtsi
View File

@@ -1282,7 +1282,7 @@
};
};
pmc: pmc@fffffc00 {
pmc: clock-controller@fffffc00 {
compatible = "microchip,sam9x60-pmc", "syscon";
reg = <0xfffffc00 0x200>;
interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;

2
arch/arm/boot/dts/sama5d2.dtsi
View File

@@ -284,7 +284,7 @@
clock-names = "dma_clk";
};
pmc: pmc@f0014000 {
pmc: clock-controller@f0014000 {
compatible = "atmel,sama5d2-pmc", "syscon";
reg = <0xf0014000 0x160>;
interrupts = <74 IRQ_TYPE_LEVEL_HIGH 7>;

2
arch/arm/boot/dts/sama5d3.dtsi
View File

@@ -1001,7 +1001,7 @@
};
};
pmc: pmc@fffffc00 {
pmc: clock-controller@fffffc00 {
compatible = "atmel,sama5d3-pmc", "syscon";
reg = <0xfffffc00 0x120>;
interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;

2
arch/arm/boot/dts/sama5d3_emac.dtsi
View File

@@ -30,7 +30,7 @@
};
};
pmc: pmc@fffffc00 {
pmc: clock-controller@fffffc00 {
};
macb1: ethernet@f802c000 {

2
arch/arm/boot/dts/sama5d4.dtsi
View File

@@ -250,7 +250,7 @@
clock-names = "dma_clk";
};
pmc: pmc@f0018000 {
pmc: clock-controller@f0018000 {
compatible = "atmel,sama5d4-pmc", "syscon";
reg = <0xf0018000 0x120>;
interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;

2
arch/arm/boot/dts/sama7g5.dtsi
View File

@@ -241,7 +241,7 @@
clocks = <&pmc PMC_TYPE_PERIPHERAL 11>;
};
pmc: pmc@e0018000 {
pmc: clock-controller@e0018000 {
compatible = "microchip,sama7g5-pmc", "syscon";
reg = <0xe0018000 0x200>;
interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;