shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-06 02:50:49 +09:00
Code Issues Packages Projects Releases Wiki Activity

clk: qcom: mmcc-msm8998: Don't check halt bit on some branch clks

Browse Source 
[ Upstream commit 9906c4140897bbdbff7bb71c6ae67903cb9954ce ]

Some branch clocks are governed externally and we're only supposed to
send a request concerning their shutdown, not actually ensure it happens.

Use the BRANCH_HALT_SKIP define to skip checking the halt bit.

Fixes: d14b15b593 ("clk: qcom: Add MSM8998 Multimedia Clock Controller (MMCC) driver")
Reviewed-by: Jeffrey Hugo <quic_jhugo@quicinc.com>
Signed-off-by: Konrad Dybcio <konrad.dybcio@linaro.org>
Link: https://lore.kernel.org/r/20230531-topic-8998_mmssclk-v3-4-ba1b1fd9ee75@linaro.org
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
Konrad Dybcio
2023-08-09 21:20:27 +02:00
committed by Greg Kroah-Hartman
parent 06a7365e2b
commit d2ffd85ee3
1 changed files with 3 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
drivers/clk/qcom/mmcc-msm8998.c
View File

@@ -2478,6 +2478,7 @@ static struct clk_branch fd_ahb_clk = {
static struct clk_branch mnoc_ahb_clk = { static struct clk_branch mnoc_ahb_clk = {
.halt_reg = 0x5024, .halt_reg = 0x5024,
.halt_check = BRANCH_HALT_SKIP,
.clkr = { .clkr = {
.enable_reg = 0x5024, .enable_reg = 0x5024,
.enable_mask = BIT(0), .enable_mask = BIT(0),
@@ -2493,6 +2494,7 @@ static struct clk_branch mnoc_ahb_clk = {
static struct clk_branch bimc_smmu_ahb_clk = { static struct clk_branch bimc_smmu_ahb_clk = {
.halt_reg = 0xe004, .halt_reg = 0xe004,
.halt_check = BRANCH_HALT_SKIP,
.hwcg_reg = 0xe004, .hwcg_reg = 0xe004,
.hwcg_bit = 1, .hwcg_bit = 1,
.clkr = { .clkr = {
@@ -2510,6 +2512,7 @@ static struct clk_branch bimc_smmu_ahb_clk = {
static struct clk_branch bimc_smmu_axi_clk = { static struct clk_branch bimc_smmu_axi_clk = {
.halt_reg = 0xe008, .halt_reg = 0xe008,
.halt_check = BRANCH_HALT_SKIP,
.hwcg_reg = 0xe008, .hwcg_reg = 0xe008,
.hwcg_bit = 1, .hwcg_bit = 1,
.clkr = { .clkr = {