shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-09 12:17:12 +09:00
Code Issues Packages Projects Releases Wiki Activity

rk_fiq_debugger: reset and init uart, if uart is abnormal

Browse Source 
Change-Id: Idaa5d3d9ecd03325f3412a5b9e9b95eae20b0a22
Signed-off-by: Huibin Hong <huibin.hong@rock-chips.com>
This commit is contained in:
Huibin Hong
2017-07-04 15:26:21 +08:00
committed by Huang, Tao
parent 2fc8002516
commit da9b140b66
1 changed files with 23 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

33
drivers/soc/rockchip/rk_fiq_debugger.c
View File

@@ -127,13 +127,17 @@ static int debug_port_init(struct platform_device *pdev)
/* enable rx and lsr interrupt */
rk_fiq_write(t, UART_IER_RLSI | UART_IER_RDI, UART_IER);
/* interrupt on every character when receive,but we can enable fifo for TX
I found that if we enable the RX fifo, some problem may vanish such as when
you continuously input characters in the command line the uart irq may be disable
because of the uart irq is served when CPU is at IRQ exception,but it is
found unregistered, so it is disable.
hhb@rock-chips.com */
/*
* Interrupt on every character when received, but we can enable fifo for TX
* I found that if we enable the RX fifo, some problem may vanish such as when
* you continuously input characters in the command line the uart irq may be disable
* because of the uart irq is served when CPU is at IRQ exception, but it is
* found unregistered, so it is disable.
*/
rk_fiq_write(t, 0xc1, UART_FCR);
/* disbale loop back mode */
rk_fiq_write(t, 0x0, UART_MCR);
return 0;
@@ -177,21 +181,30 @@ static int debug_getc(struct platform_device *pdev)
static void debug_putc(struct platform_device *pdev, unsigned int c)
{
struct rk_fiq_debugger *t;
unsigned int count = 10000;
t = container_of(dev_get_platdata(&pdev->dev), typeof(*t), pdata);
while (!(rk_fiq_read(t, UART_USR) & UART_USR_TX_FIFO_NOT_FULL))
cpu_relax();
while (!(rk_fiq_read(t, UART_USR) & UART_USR_TX_FIFO_NOT_FULL) && count--)
udelay(10);
/* If uart is always busy, maybe it is abnormal, reinit it */
if ((count == 0) && (rk_fiq_read(t, UART_USR) & UART_USR_BUSY))
debug_port_init(pdev);
rk_fiq_write(t, c, UART_TX);
}
static void debug_flush(struct platform_device *pdev)
{
struct rk_fiq_debugger *t;
unsigned int count = 10000;
t = container_of(dev_get_platdata(&pdev->dev), typeof(*t), pdata);
while (!(rk_fiq_read_lsr(t) & UART_LSR_TEMT))
cpu_relax();
while (!(rk_fiq_read_lsr(t) & UART_LSR_TEMT) && count--)
udelay(10);
/* If uart is always busy, maybe it is abnormal, reinit it */
if ((count == 0) && (rk_fiq_read(t, UART_USR) & UART_USR_BUSY))
debug_port_init(pdev);
}
#ifdef CONFIG_RK_CONSOLE_THREAD