shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-06 02:50:49 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: renesas: r8a779a0: Update to R-Car Gen4 compatible values

Browse Source 
[ Upstream commit a1ca409cc0 ]

Despite the name, R-Car V3U is the first member of the R-Car Gen4
family.  Hence update the compatible properties in various device nodes
to include family-specific compatible values for R-Car Gen4 instead of
R-Car Gen3:
  - EtherAVB,
  - MSIOF.

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/387168aef20d399d4f4318f4ecab9c3b016fd6f2.1666605756.git.geert+renesas@glider.be
Stable-dep-of: 0c51912331f8 ("arm64: dts: renesas: r8a779a0: Correct avb[01] reg sizes")
Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
Geert Uytterhoeven
2022-10-24 12:03:52 +02:00
committed by Sasha Levin
parent 76cfe86f2d
commit efab55e16c
1 changed files with 12 additions and 12 deletions
Download Patch File Download Diff File Expand all files Collapse all files

24
arch/arm64/boot/dts/renesas/r8a779a0.dtsi
View File

@@ -656,7 +656,7 @@
avb0: ethernet@e6800000 { avb0: ethernet@e6800000 {
compatible = "renesas,etheravb-r8a779a0", compatible = "renesas,etheravb-r8a779a0",
"renesas,etheravb-rcar-gen3"; "renesas,etheravb-rcar-gen4";
reg = <0 0xe6800000 0 0x800>; reg = <0 0xe6800000 0 0x800>;
interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>, interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 257 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 257 IRQ_TYPE_LEVEL_HIGH>,
@@ -704,7 +704,7 @@
avb1: ethernet@e6810000 { avb1: ethernet@e6810000 {
compatible = "renesas,etheravb-r8a779a0", compatible = "renesas,etheravb-r8a779a0",
"renesas,etheravb-rcar-gen3"; "renesas,etheravb-rcar-gen4";
reg = <0 0xe6810000 0 0x800>; reg = <0 0xe6810000 0 0x800>;
interrupts = <GIC_SPI 281 IRQ_TYPE_LEVEL_HIGH>, interrupts = <GIC_SPI 281 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 282 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 282 IRQ_TYPE_LEVEL_HIGH>,
@@ -752,7 +752,7 @@
avb2: ethernet@e6820000 { avb2: ethernet@e6820000 {
compatible = "renesas,etheravb-r8a779a0", compatible = "renesas,etheravb-r8a779a0",
"renesas,etheravb-rcar-gen3"; "renesas,etheravb-rcar-gen4";
reg = <0 0xe6820000 0 0x1000>; reg = <0 0xe6820000 0 0x1000>;
interrupts = <GIC_SPI 306 IRQ_TYPE_LEVEL_HIGH>, interrupts = <GIC_SPI 306 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH>,
@@ -800,7 +800,7 @@
avb3: ethernet@e6830000 { avb3: ethernet@e6830000 {
compatible = "renesas,etheravb-r8a779a0", compatible = "renesas,etheravb-r8a779a0",
"renesas,etheravb-rcar-gen3"; "renesas,etheravb-rcar-gen4";
reg = <0 0xe6830000 0 0x1000>; reg = <0 0xe6830000 0 0x1000>;
interrupts = <GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH>, interrupts = <GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH>,
@@ -848,7 +848,7 @@
avb4: ethernet@e6840000 { avb4: ethernet@e6840000 {
compatible = "renesas,etheravb-r8a779a0", compatible = "renesas,etheravb-r8a779a0",
"renesas,etheravb-rcar-gen3"; "renesas,etheravb-rcar-gen4";
reg = <0 0xe6840000 0 0x1000>; reg = <0 0xe6840000 0 0x1000>;
interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>, interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>,
@@ -896,7 +896,7 @@
avb5: ethernet@e6850000 { avb5: ethernet@e6850000 {
compatible = "renesas,etheravb-r8a779a0", compatible = "renesas,etheravb-r8a779a0",
"renesas,etheravb-rcar-gen3"; "renesas,etheravb-rcar-gen4";
reg = <0 0xe6850000 0 0x1000>; reg = <0 0xe6850000 0 0x1000>;
interrupts = <GIC_SPI 381 IRQ_TYPE_LEVEL_HIGH>, interrupts = <GIC_SPI 381 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 382 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 382 IRQ_TYPE_LEVEL_HIGH>,
@@ -1019,7 +1019,7 @@
msiof0: spi@e6e90000 { msiof0: spi@e6e90000 {
compatible = "renesas,msiof-r8a779a0", compatible = "renesas,msiof-r8a779a0",
"renesas,rcar-gen3-msiof"; "renesas,rcar-gen4-msiof";
reg = <0 0xe6e90000 0 0x0064>; reg = <0 0xe6e90000 0 0x0064>;
interrupts = <GIC_SPI 245 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 245 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 618>; clocks = <&cpg CPG_MOD 618>;
@@ -1034,7 +1034,7 @@
msiof1: spi@e6ea0000 { msiof1: spi@e6ea0000 {
compatible = "renesas,msiof-r8a779a0", compatible = "renesas,msiof-r8a779a0",
"renesas,rcar-gen3-msiof"; "renesas,rcar-gen4-msiof";
reg = <0 0xe6ea0000 0 0x0064>; reg = <0 0xe6ea0000 0 0x0064>;
interrupts = <GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 619>; clocks = <&cpg CPG_MOD 619>;
@@ -1049,7 +1049,7 @@
msiof2: spi@e6c00000 { msiof2: spi@e6c00000 {
compatible = "renesas,msiof-r8a779a0", compatible = "renesas,msiof-r8a779a0",
"renesas,rcar-gen3-msiof"; "renesas,rcar-gen4-msiof";
reg = <0 0xe6c00000 0 0x0064>; reg = <0 0xe6c00000 0 0x0064>;
interrupts = <GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 620>; clocks = <&cpg CPG_MOD 620>;
@@ -1064,7 +1064,7 @@
msiof3: spi@e6c10000 { msiof3: spi@e6c10000 {
compatible = "renesas,msiof-r8a779a0", compatible = "renesas,msiof-r8a779a0",
"renesas,rcar-gen3-msiof"; "renesas,rcar-gen4-msiof";
reg = <0 0xe6c10000 0 0x0064>; reg = <0 0xe6c10000 0 0x0064>;
interrupts = <GIC_SPI 248 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 248 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 621>; clocks = <&cpg CPG_MOD 621>;
@@ -1079,7 +1079,7 @@
msiof4: spi@e6c20000 { msiof4: spi@e6c20000 {
compatible = "renesas,msiof-r8a779a0", compatible = "renesas,msiof-r8a779a0",
"renesas,rcar-gen3-msiof"; "renesas,rcar-gen4-msiof";
reg = <0 0xe6c20000 0 0x0064>; reg = <0 0xe6c20000 0 0x0064>;
interrupts = <GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 622>; clocks = <&cpg CPG_MOD 622>;
@@ -1094,7 +1094,7 @@
msiof5: spi@e6c28000 { msiof5: spi@e6c28000 {
compatible = "renesas,msiof-r8a779a0", compatible = "renesas,msiof-r8a779a0",
"renesas,rcar-gen3-msiof"; "renesas,rcar-gen4-msiof";
reg = <0 0xe6c28000 0 0x0064>; reg = <0 0xe6c28000 0 0x0064>;
interrupts = <GIC_SPI 250 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 250 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 623>; clocks = <&cpg CPG_MOD 623>;