Stephen Boyd
042e2e9c2c
Merge tag 'tegra-for-4.15-clk-2' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into clk-next
Pull tegra clk drivers updates from Thierry Reding:
This contains cleanups and minor fixes for the Tegra clock driver.
* tag 'tegra-for-4.15-clk-2' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux:
clk: tegra: Use readl_relaxed_poll_timeout_atomic() in tegra210_clock_init()
clk: tegra: dfll: Fix drvdata overwriting issue
clk: tegra: Fix cclk_lp divisor register
clk: tegra: Bump SCLK clock rate to 216 MHz
clk: tegra: Use common definition of APBDMA clock gate
clk: tegra: Correct parent of the APBDMA clock
clk: tegra: Add AHB DMA clock entry
clk: tegra: Mark APB clock as critical
clk: tegra: Make tegra_clk_pll_params __ro_after_init
clk: tegra: Fix sor1_out clock implementation
clk: tegra: Use tegra_clk_register_periph_data()
clk: tegra: Add peripheral clock registration helper
clk: tegra: Check BPMP response return code
dt-bindings: clock: tegra: Add sor1_out clock
firmware: tegra: Propagate error code to caller
2017-11-14 10:07:15 -08:00
..
2017-09-14 11:59:30 +02:00
2017-09-01 09:22:50 +02:00
2017-09-06 22:41:21 -07:00
2017-08-09 22:43:50 -07:00
2017-09-16 10:58:48 -07:00
2017-08-08 14:44:40 +03:00
2017-09-12 20:03:53 -07:00
2017-08-17 22:51:50 +03:00
2017-09-10 20:40:00 -07:00
2017-09-14 11:59:30 +02:00
2017-11-14 10:07:15 -08:00
2017-09-15 20:43:33 -07:00
2017-09-14 11:59:30 +02:00
2017-09-15 20:43:33 -07:00
2017-09-07 14:03:05 -07:00
2017-09-14 13:43:16 -07:00
2017-08-28 10:31:08 +09:00
2017-09-07 14:03:05 -07:00
2017-08-14 13:01:25 -04:00
2017-08-21 17:59:38 +02:00
2017-08-25 09:32:27 +09:00
2017-10-17 12:22:00 +02:00
2017-08-28 16:24:22 +02:00
2017-08-10 14:27:55 -07:00
2017-08-28 17:15:16 +02:00
2017-09-07 13:51:13 -07:00
2017-09-15 17:52:52 -07:00
2017-09-07 12:53:14 -07:00
2017-09-07 09:25:15 -07:00
2017-09-14 11:59:30 +02:00
2017-08-28 16:58:19 +02:00
2017-09-14 17:34:43 +02:00
2017-09-07 11:59:42 -07:00
2017-09-05 12:19:08 -07:00
2017-09-07 13:51:13 -07:00
2017-09-13 18:53:15 -07:00
2017-09-16 11:24:26 -07:00
2017-09-09 15:03:24 -07:00
2017-09-15 20:43:33 -07:00
2017-09-07 20:03:54 -07:00
2017-09-14 11:59:30 +02:00
2017-09-01 16:42:54 +10:00
2017-09-07 13:23:37 -07:00
2017-09-05 11:08:17 -07:00
2017-09-14 13:43:16 -07:00
2017-09-14 18:13:32 -07:00
2017-09-10 20:40:00 -07:00
2017-08-29 21:51:45 -04:00
2017-09-14 11:59:30 +02:00
2017-09-13 18:53:16 -07:00
2017-09-01 15:31:01 +02:00
2017-09-16 12:08:10 -07:00
2017-08-29 13:46:35 +02:00
2017-09-16 11:28:59 -07:00
2017-09-14 13:43:16 -07:00
2017-09-11 12:29:40 -04:00
2017-08-28 17:33:23 +02:00
2017-09-12 13:30:06 -07:00
2017-08-24 18:46:44 +02:00
2017-09-05 11:08:17 -07:00
2017-09-15 01:33:51 -05:00
2017-08-29 15:21:53 +02:00
2017-08-08 17:12:34 +01:00
2017-09-15 20:43:33 -07:00
2017-09-12 15:58:45 +02:00
2017-09-14 11:59:30 +02:00
2017-09-14 11:59:30 +02:00
2017-09-09 14:44:39 -07:00
2017-09-08 18:26:51 -07:00
2017-08-22 11:04:51 -07:00
2017-09-11 13:04:32 -07:00
2017-09-07 13:51:13 -07:00
2017-09-09 14:34:38 -07:00
2017-09-15 20:43:33 -07:00
2017-09-04 10:52:30 -07:00
2017-09-13 10:56:00 -07:00
2017-09-12 06:01:59 -07:00
2017-09-13 10:47:14 -07:00
2017-09-15 20:43:33 -07:00
2017-09-05 12:45:03 -07:00
2017-08-28 13:52:22 +02:00
2017-09-14 18:54:01 -07:00
2017-09-14 18:13:32 -07:00
2017-09-08 11:20:04 +08:00
2017-09-05 12:45:03 -07:00
2017-09-14 11:59:30 +02:00
2017-09-14 18:13:32 -07:00
2017-08-10 11:31:27 -07:00
2017-08-30 14:03:42 -06:00
2017-09-08 18:26:49 -07:00
2017-09-14 13:33:33 -07:00
2017-08-29 08:52:51 -05:00
2017-09-07 21:11:05 -07:00
2017-09-09 14:44:39 -07:00
2017-09-15 20:43:33 -07:00
2017-09-13 18:53:16 -07:00
2017-08-24 09:57:28 +02:00