Files
linux/arch/riscv/include/asm
Samuel Holland 52fffb4a1f riscv: Fix enabling cbo.zero when running in M-mode
commit 3fb3f7164edc467450e650dca51dbe4823315a56 upstream.

When the kernel is running in M-mode, the CBZE bit must be set in the
menvcfg CSR, not in senvcfg.

Cc: <stable@vger.kernel.org>
Fixes: 43c16d51a19b ("RISC-V: Enable cbo.zero in usermode")
Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
Signed-off-by: Samuel Holland <samuel.holland@sifive.com>
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
Link: https://lore.kernel.org/r/20240228065559.3434837-2-samuel.holland@sifive.com
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2025-03-13 12:58:38 +01:00
..
2017-09-26 15:26:46 -07:00
2023-08-23 14:16:39 -07:00
2022-03-10 09:29:21 -08:00
2024-03-06 14:48:41 +00:00
2025-03-13 12:58:22 +01:00
2023-11-28 17:19:49 +00:00
2022-01-19 17:54:09 -08:00
2022-05-11 11:50:10 -07:00
2020-05-18 11:38:10 -07:00
2022-03-29 14:31:07 -07:00
2021-01-14 15:09:06 -08:00
2020-06-03 20:09:50 -07:00
2021-01-07 19:00:50 -08:00
2023-08-23 14:16:36 -07:00