Files
linux/drivers
Finley Xiao 2891b91c5b clk: rockchip: rv1126: Modify divs for pll
There are some constrains for pll.
Input frequency range(Int): 5MHz to 1200MHz.
Input frequency range(Frac): 10MHz to 1200MHz.
Output frequency range: 16MHz to 6400MHz.
VCO frequency range: 1600MHz to 6400MHz.
Feedback divide(Int): 16 t0 640.
Feedback divide(Frac): 20 to 320.
Postdiv1 >= Postdiv2.

Change-Id: I03546fa5061856322fc57b335c6b0850d0113e2f
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
2020-05-25 18:20:26 +08:00
..
2020-03-05 17:40:55 +01:00
2020-03-18 08:19:47 +01:00
2019-12-18 09:03:30 +01:00
2020-03-11 14:14:45 +01:00
2020-04-29 18:30:37 +08:00
2020-03-11 17:10:39 +01:00
2020-02-05 19:20:26 +00:00
2020-01-27 15:55:44 +01:00
2020-03-05 17:40:55 +01:00
2020-02-24 08:34:47 +01:00