mirror of
https://github.com/hardkernel/linux.git
synced 2026-04-04 04:03:04 +09:00
Some newer Octeon chips have registers that allow lockless operation of the interrupt controller. Take advantage of them. Signed-off-by: David Daney <ddaney@caviumnetworks.com> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>