Files
linux/arch/arm
Will Deacon 9d3aaf6229 ARM: 7117/1: perf: fix HW_CACHE_* events on Cortex-A9
commit 29a541f6c1 upstream.

Using COHERENT_LINE_{MISS,HIT} for cache misses and references
respectively is completely wrong. Instead, use the L1D events which
are a better and more useful approximation despite ignoring instruction
traffic.

Reported-by: Alasdair Grant <alasdair.grant@arm.com>
Reported-by: Matt Horsnell <matt.horsnell@arm.com>
Reported-by: Michael Williams <michael.williams@arm.com>
Cc: Jean Pihet <j-pihet@ti.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
2011-10-25 07:10:13 +02:00
..
2011-03-31 11:26:23 -03:00
2011-05-14 21:36:55 +01:00
2011-03-31 11:26:23 -03:00