shinys000114/kernel_common_drivers
1
0
Fork 0
mirror of https://github.com/hardkernel/kernel_common_drivers.git synced 2026-06-25 12:03:48 +09:00
Code Issues Packages Projects Releases Wiki Activity

clk: bringup kernel6.12 for s7d [1/1]

Browse Source 
PD#SWPL-195763

Problem:
support clk for s7d

Solution:
support clk for s7d

Verify:
s7d

Change-Id: Icd1a1c9cf8f2bdbe10e18bc89291a1587cf0e7e1
Signed-off-by: shufei.zhao <shufei.zhao@amlogic.com>
This commit is contained in:
shufei.zhao
2024-12-06 17:48:52 +08:00
committed by Wanwei Jiang
parent 4d92bb42f2
commit 1f01ce5ad4
6 changed files with 2310 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
arch/arm64/configs/amlogic_gki.fragment
+3
View File
@@ -104,6 +104,9 @@ CONFIG_AMLOGIC_COMMON_AO_CLK_T5W=m
# amlogic-clk-soc-t3x.ko
CONFIG_AMLOGIC_COMMON_CLK_T3X=m
# amlogic-clk-soc-s7d.ko
CONFIG_AMLOGIC_COMMON_CLK_S7D=m
# amlogic-pinctrl-soc-s4.ko
CONFIG_AMLOGIC_PINCTRL_MESON_S4=m
drivers/clk/meson/Kconfig
+10
View File
@@ -321,4 +321,14 @@ config AMLOGIC_COMMON_CLK_A4
help
Support for the clock controller on Amlogic
devices, aka A4. Say Y if you want peripherals to work.
config AMLOGIC_COMMON_CLK_S7D
tristate "Meson S7D clock controller"
depends on AMLOGIC_COMMON_CLK_MESON_REGMAP
depends on AMLOGIC_COMMON_CLK_MESON_DUALDIV
depends on AMLOGIC_COMMON_CLK_MESON_PLL
depends on MFD_SYSCON
help
Support for the clock controller on Amlogic S7D
devices, aka ao s7d. Say Y if you want peripherals to work.
endmenu
drivers/clk/meson/Makefile
+7
View File
@@ -182,3 +182,10 @@ $(A4_MODULE_NAME)-y += a4.o
PR_FMT_A4 = $(subst amlogic-,,$(A4_MODULE_NAME))
PR_FMT_DEFINE_A4="-Dpr_fmt(fmt)= \"[$(PR_FMT_A4)]: \" fmt"
CFLAGS_A4.o += $(PR_FMT_DEFINE_A4)
S7D_MODULE_NAME = amlogic-clk-soc-s7d
obj-$(CONFIG_AMLOGIC_COMMON_CLK_S7D) += $(S7D_MODULE_NAME).o
$(S7D_MODULE_NAME)-y += s7d.o
PR_FMT_S7D = $(subst amlogic-,,$(S7D_MODULE_NAME))
PR_FMT_DEFINE_S7D="-Dpr_fmt(fmt)= \"[$(PR_FMT_S7D)]: \" fmt"
CFLAGS_s7d.o += $(PR_FMT_DEFINE_S7D)
drivers/clk/meson/meson-clk-measure.c
+135
View File
@@ -3249,6 +3249,128 @@ static struct meson_msr_id clk_msr_c1[] __initdata = {
CLK_MSR_ID(92, "ddr_dpll_pt_clk"),
};
static struct meson_msr_id clk_msr_s7d[] __initdata = {
CLK_MSR_ID(0, "cts_sys_clk"),
CLK_MSR_ID(1, "cts_axi_clk"),
CLK_MSR_ID(2, "cts_rtc_clk"),
CLK_MSR_ID(4, "cts_mali_stack_clk"),
CLK_MSR_ID(5, "cts_mali_clk"),
CLK_MSR_ID(6, "sys_cpu_clk_div16"),
CLK_MSR_ID(8, "cts_cecb_clk"),
CLK_MSR_ID(9, "cts_mali_ACLKM"),
CLK_MSR_ID(10, "fclk_div5"),
CLK_MSR_ID(11, "p21_usb2_ckout"),
CLK_MSR_ID(12, "p20_usb2_ckout"),
CLK_MSR_ID(13, "eth_mpll_test"),
CLK_MSR_ID(15, "mpll_clk_50m"),
CLK_MSR_ID(18, "gp1_pll_clk"),
CLK_MSR_ID(19, "hifi0_pll_clk"),
CLK_MSR_ID(20, "gp0_pll_clk"),
CLK_MSR_ID(21, "hifi1_pll_clk"),
CLK_MSR_ID(22, "eth_mppll_50m_ckout"),
CLK_MSR_ID(23, "sys_pll_div16"),
CLK_MSR_ID(24, "ddr_dpll_pt_clk"),
CLK_MSR_ID(25, "mod_Tsin_A_CLK_IN"),
CLK_MSR_ID(26, "mod_Tsin_B_CLK_IN"),
CLK_MSR_ID(31, "earcrx_pll_clk_out"),
CLK_MSR_ID(32, "cts_eth_clk125Mhz"),
CLK_MSR_ID(33, "cts_eth_clk_rmii"),
CLK_MSR_ID(34, "co_clkin_to_mac"),
CLK_MSR_ID(36, "co_rx_clk"),
CLK_MSR_ID(37, "co_tx_clk"),
CLK_MSR_ID(38, "eth_phy_rxclk"),
CLK_MSR_ID(39, "eth_phy_plltxclk"),
CLK_MSR_ID(40, "ephy_test_clk"),
CLK_MSR_ID(49, "hdmi_vx1_pix_clk"),
CLK_MSR_ID(50, "vid_pll_div_clk_out"),
CLK_MSR_ID(51, "cts_enci_clk"),
CLK_MSR_ID(52, "cts_encp_clk"),
CLK_MSR_ID(53, "cts_encl_clk"),
CLK_MSR_ID(54, "cts_vdac_clk"),
CLK_MSR_ID(55, "cts_cdac_clk_c"),
CLK_MSR_ID(57, "lcd_an_clk_ph2"),
CLK_MSR_ID(58, "lcd_an_clk_ph3"),
CLK_MSR_ID(59, "cts_hdmi_tx_pixel_clk"),
CLK_MSR_ID(60, "cts_vdin_meas_clk"),
CLK_MSR_ID(61, "cts_vpu_clk"),
CLK_MSR_ID(62, "cts_vpu_clkb"),
CLK_MSR_ID(63, "cts_vpu_clkb_tmp"),
CLK_MSR_ID(64, "cts_vpu_clkc"),
CLK_MSR_ID(65, "cts_vid_lock_clk"),
CLK_MSR_ID(66, "cts_vapbclk"),
CLK_MSR_ID(67, "cts_ge2d_clk"),
CLK_MSR_ID(76, "hdmitx_tmds_clk"),
CLK_MSR_ID(77, "cts_hdmitx_sys_clk"),
CLK_MSR_ID(78, "cts_hdmitx_fe_clk"),
CLK_MSR_ID(80, "cts_hdmitx_prif_clk"),
CLK_MSR_ID(81, "cts_hdmitx_200m_clk"),
CLK_MSR_ID(82, "cts_hdmitx_aud_clk"),
CLK_MSR_ID(84, "audio_tohdmitx_mclk"),
CLK_MSR_ID(85, "audio_tohdmitx_bclk"),
CLK_MSR_ID(86, "audio_tohdmitx_lrclk"),
CLK_MSR_ID(87, "audio_tohdmitx_spdif_clk"),
CLK_MSR_ID(88, "htx_aes_clk"),
CLK_MSR_ID(89, "cts_amfc_clk"),
CLK_MSR_ID(93, "cts_vdec_clk"),
CLK_MSR_ID(97, "cts_hcodec_clk"),
CLK_MSR_ID(99, "cts_hevcf_clk"),
CLK_MSR_ID(106, "deskew_pll_clk_div32_out"),
CLK_MSR_ID(110, "cts_sc_clk(smartcard)"),
CLK_MSR_ID(111, "cts_aux_adc_clk"),
CLK_MSR_ID(113, "cts_sd_emmc_C_clk(nand)"),
CLK_MSR_ID(114, "cts_sd_emmc_B_clk"),
CLK_MSR_ID(115, "cts_sd_emmc_A_clk"),
CLK_MSR_ID(116, "gpio_msr_clk"),
CLK_MSR_ID(117, "aux_clk_o"),
CLK_MSR_ID(118, "cts_spicc_0_clk"),
CLK_MSR_ID(121, "cts_ts_clk(temp sensor)"),
CLK_MSR_ID(130, "o_vad_clk"),
CLK_MSR_ID(131, "au_dac_clk_x128"),
CLK_MSR_ID(132, "audio_locker_in_clk"),
CLK_MSR_ID(133, "audio_locker_out_clk"),
CLK_MSR_ID(134, "audio_tdmout_c_sclk"),
CLK_MSR_ID(135, "audio_tdmout_b_sclk"),
CLK_MSR_ID(136, "audio_tdmout_a_sclk"),
CLK_MSR_ID(137, "audio_tdmin_lb_sclk"),
CLK_MSR_ID(138, "audio_tdmin_c_sclk"),
CLK_MSR_ID(139, "audio_tdmin_b_sclk"),
CLK_MSR_ID(140, "audio_tdmin_a_sclk"),
CLK_MSR_ID(141, "audio_resamplea_clk"),
CLK_MSR_ID(142, "audio_pdm_sysclk"),
CLK_MSR_ID(143, "audio_spdifout_b_mst_clk"),
CLK_MSR_ID(144, "audio_spdifout_mst_clk"),
CLK_MSR_ID(145, "audio_spdifin_mst_clk"),
CLK_MSR_ID(146, "mod_audio_pdm_dclk_o"),
CLK_MSR_ID(147, "audio_resampleb_clk"),
CLK_MSR_ID(160, "pwm_j_clk"),
CLK_MSR_ID(161, "pwm_i_clk"),
CLK_MSR_ID(162, "pwm_h_clk"),
CLK_MSR_ID(163, "pwm_g_clk"),
CLK_MSR_ID(164, "pwm_f_clk"),
CLK_MSR_ID(165, "pwm_e_clk"),
CLK_MSR_ID(166, "pwm_d_clk"),
CLK_MSR_ID(167, "pwm_c_clk"),
CLK_MSR_ID(168, "pwm_b_clk"),
CLK_MSR_ID(169, "pwm_a_clk"),
CLK_MSR_ID(176, "rng_ring_clk[0]"),
CLK_MSR_ID(177, "rng_ring_clk[1]"),
CLK_MSR_ID(178, "rng_ring_clk[2]"),
CLK_MSR_ID(179, "rng_ring_clk[3]"),
CLK_MSR_ID(180, "osc_ring_clk[0](a55 core0 14_slvt)"),
CLK_MSR_ID(181, "osc_ring_clk[1](a55 core1 14_slvt)"),
CLK_MSR_ID(182, "osc_ring_clk[2](a55 core1 14_slvt)"),
CLK_MSR_ID(183, "osc_ring_clk[3](a55 core1 14_slvt)"),
CLK_MSR_ID(184, "osc_ring_clk[4](a55_pwr[0] 16_slvt)"),
CLK_MSR_ID(185, "osc_ring_clk[5](a55_pwr[1] 14_lvt)"),
CLK_MSR_ID(186, "osc_ring_clk[6](a55_pwr[2] 14_rvt)"),
CLK_MSR_ID(187, "osc_ring_clk[7](mali[1] 14_lvt)"),
CLK_MSR_ID(188, "osc_ring_clk[8](mali[1] 14_rvt)"),
CLK_MSR_ID(189, "osc_ring_clk[9](dos[0] 16_lvt)"),
CLK_MSR_ID(190, "osc_ring_clk[10](dos[1] 14_rvt)"),
CLK_MSR_ID(191, "osc_ring_clk[11](ddr[0] 9t_14_lvt)"),
CLK_MSR_ID(192, "osc_ring_clk[12](top[0] 16_rvt)"),
};
static struct meson_msr_id clk_msr_a5[] __initdata = {
CLK_MSR_ID(0, "cts_sys_clk"),
CLK_MSR_ID(1, "cts_axi_clk"),
@@ -3917,6 +4039,15 @@ static struct meson_msr_data meson_c1_data __initdata = {
.reg2_offset = 0x8,
};
static struct meson_msr_data meson_s7d_data __initdata = {
.msr_table = (struct meson_msr_id *)&clk_msr_s7d,
.table_size = ARRAY_SIZE(clk_msr_s7d),
.duty_offset = (0x6 * 4),
.reg0_offset = 0x0,
.reg1_offset = 0x4,
.reg2_offset = 0x8,
};
static struct meson_msr_data meson_a5_data __initdata = {
.msr_table = (struct meson_msr_id *)&clk_msr_a5,
.table_size = ARRAY_SIZE(clk_msr_a5),
@@ -4047,6 +4178,10 @@ static const struct of_device_id meson_msr_match_table[] = {
.compatible = "amlogic,meson-c1-clk-measure",
.data = &meson_c1_data,
},
{
.compatible = "amlogic,meson-s7d-clk-measure",
.data = &meson_s7d_data,
},
{
.compatible = "amlogic,meson-a5-clk-measure",
.data = &meson_a5_data,
drivers/clk/meson/s7d.c
+2154
View File
File diff suppressed because it is too large Load Diff
modules.bzl
+1
View File
@@ -37,6 +37,7 @@ AMLOGIC_COMMON_MODULES = [
"common_drivers/drivers/clk/meson/amlogic-clk-soc-t5m.ko",
"common_drivers/drivers/clk/meson/amlogic-clk-soc-t5w.ko",
"common_drivers/drivers/clk/meson/amlogic-clk-soc-t7.ko",
"common_drivers/drivers/clk/meson/amlogic-clk-soc-s7d.ko",
"common_drivers/drivers/cpufreq/amlogic-cpufreq.ko",
"common_drivers/drivers/cpu_info/amlogic-cpuinfo.ko",
"common_drivers/drivers/crypto/amlogic-crypto-dma.ko",