shinys000114/kernel_common_drivers
1
0
Fork 0
mirror of https://github.com/hardkernel/kernel_common_drivers.git synced 2026-06-25 12:03:48 +09:00
Code Issues Packages Projects Releases Wiki Activity

video: dejaggy enable need enable safa [1/1]

Browse Source 
PD#SWPL-186189

Problem:
1:1 input output dejaggy have no effect

Solution:
1:1 enable safa top and disable post scale

Verify:
t6d

Change-Id: I2e0d8f82cd2a397d6679ddc0dd03975e30fe38e5
Signed-off-by: hai.cao <hai.cao@amlogic.com>
This commit is contained in:
hai.cao
2024-09-20 16:57:29 +08:00
committed by gerrit autosubmit
parent 56f494503c
commit 8571b0d856
2 changed files with 14 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
drivers/media/video_sink/video.c
+1
View File
@@ -15357,6 +15357,7 @@ static struct video_device_hw_s t6d_dev_property = {
.vd1_vsr_safa_support = 1,
.frm2fld_support = 0,
.vsr_nonlinear_support = 1,
.dejaggy_support = 1,
};
#endif
drivers/media/video_sink/video_safa.c
+13 -3
View File
@@ -1131,8 +1131,6 @@ void set_safa_pps(struct vsr_setting_s *vsr)
rdma_wr_bits(vsr_reg->safa_pps_hw_ctrl,
0, 19, 1);
}
rdma_wr_bits(vsr_reg->safa_pps_hw_ctrl,
safa_pps_top_en, 8, 1);
//scale down or input hsize over 1024/2048 disable analy_en
if ((vsr->vsr_top.hsize_in > vsr->vsr_top.hsize_out ||
vsr->vsr_top.vsize_in > vsr->vsr_top.vsize_out) ||
@@ -1141,9 +1139,21 @@ void set_safa_pps(struct vsr_setting_s *vsr)
analy_en = 0;
rdma_wr_bits(vsr_reg->safa_pps_hw_ctrl,
analy_en, 4, 1);
if (cur_dev->dejaggy_support)
if (cur_dev->dejaggy_support) {
/*
* if input output 1:1 need enable safa_pps_top_en and disable postsc_en
*/
if (!safa_pps_top_en) {
safa_pps_top_en = 1;
postsc_en = 0;
}
rdma_wr_bits(vsr_reg->safa_pps_hw_ctrl,
postsc_en, 2, 1);
rdma_wr_bits(vsr_reg->safa_pps_dejaggy_ctrl,
vsr_safa->dejaggy_en, 31, 1);
}
rdma_wr_bits(vsr_reg->safa_pps_hw_ctrl,
safa_pps_top_en, 8, 1);
}
static void set_vsr_input_format(struct vsr_setting_s *vsr)