mirror of
https://github.com/hardkernel/kernel_common_drivers.git
synced 2026-06-25 12:03:48 +09:00
dts: bc302: add bc302_linux panel.dtsi [1/1]
PD#SWPL-118864 Problem: linux bootup hang with high probability for t3x Solution: use standalone panel dtsi for linux temporally Verify: bc302 Change-Id: I4504fefcb030ffdb349984c890bcc4725dd998d8 Signed-off-by: Evoke Zhang <evoke.zhang@amlogic.com>
This commit is contained in:
Evoke Zhang
@@ -0,0 +1,816 @@
|
||||
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
||||
/*
|
||||
* Copyright (c) 2019 Amlogic, Inc. All rights reserved.
|
||||
*/
|
||||
|
||||
/ {
|
||||
lcd:lcd {
|
||||
compatible = "amlogic, lcd-t3x";
|
||||
status = "okay";
|
||||
index = <0>;
|
||||
mode = "tv";
|
||||
fr_auto_policy = <1>; /* 0=disable, 1=60/50hz, 2=60/50/48hz */
|
||||
key_valid = <0>;
|
||||
clocks = <&clkc CLKID_FCLK_DIV5
|
||||
&clkc CLKID_CTS_TCON_PLL_CLK>;
|
||||
clock-names = "fclk_div5",
|
||||
"clk_tcon";
|
||||
reg = <0x0 0xfe380000 0x0 0xd000 /* tcon */
|
||||
0x0 0xfe004000 0x0 0x70 /* periphs */
|
||||
0x0 0xfe002000 0x0 0xa0 /* reset */
|
||||
0x0 0xfe0a6000 0x0 0x80>; /* combo_dphy */
|
||||
interrupts = <0 115 1
|
||||
0 113 1
|
||||
0 100 1
|
||||
0 242 1>;
|
||||
interrupt-names = "vsync","vsync2","vbyone","tcon";
|
||||
pinctrl-names = "vbyone","vbyone_off",
|
||||
"tcon_p2p","tcon_p2p_usit","tcon_p2p_off",
|
||||
"ST6451D06-3","ST6451D06-3_off",
|
||||
"ST5461D18-2","ST5461D18-2_off";
|
||||
pinctrl-0 = <&lcd_vbyone_a_pins>;
|
||||
pinctrl-1 = <&lcd_vbyone_a_off_pins>;
|
||||
pinctrl-2 = <&lcd_tcon_p2p_pins>;
|
||||
pinctrl-3 = <&lcd_tcon_p2p_usit_pins>;
|
||||
pinctrl-4 = <&lcd_tcon_p2p_off_pins>;
|
||||
pinctrl-5 = <&ST6451D06_3_pins>;
|
||||
pinctrl-6 = <&ST6451D06_3_off_pins>;
|
||||
pinctrl-7 = <&ST5461D18_2_pins>;
|
||||
pinctrl-8 = <&ST5461D18_2_off_pins>;
|
||||
//memory-region = <&lcd_tcon_reserved>;
|
||||
|
||||
/* power type:(0=cpu_gpio, 2=signal, 3=extern, 0xff=ending) */
|
||||
/* power index:(gpios_index, or extern_index, 0xff=invalid) */
|
||||
/* power value:(0=output low, 1=output high, 2=input) */
|
||||
/* power delay:(unit in ms) */
|
||||
lcd_cpu-gpios = <&gpio GPIOH_7 GPIO_ACTIVE_HIGH
|
||||
&gpio GPIOH_3 GPIO_ACTIVE_HIGH>;
|
||||
lcd_cpu_gpio_names = "GPIOH_7", "GPIOH_3";
|
||||
|
||||
lvds_0{
|
||||
model_name = "1080p-vfreq";
|
||||
interface = "lvds"; /*lcd_interface(lvds, vbyone)*/
|
||||
basic_setting = <
|
||||
1920 1080 /*h_active, v_active*/
|
||||
2200 1125 /*h_period, v_period*/
|
||||
8 /*lcd_bits */
|
||||
16 9>; /*screen_widht, screen_height*/
|
||||
range_setting = <
|
||||
2060 2650 /*h_period_min,max*/
|
||||
1100 1480 /*v_period_min,max*/
|
||||
120000000 160000000>; /*pclk_min,max*/
|
||||
lcd_timing = <
|
||||
44 148 0 /*hs_width, hs_bp, hs_pol*/
|
||||
5 36 0>; /*vs_width, vs_bp, vs_pol*/
|
||||
clk_attr = <
|
||||
2 /*fr_adj_type
|
||||
*(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
|
||||
* 4=hdmi_mode)
|
||||
*/
|
||||
0 /*clk_ss_level*/
|
||||
1 /*clk_auto_generate*/
|
||||
0>; /*pixel_clk(unit in Hz)*/
|
||||
lvds_attr = <
|
||||
1 /*lvds_repack*/
|
||||
1 /*dual_port*/
|
||||
0 /*pn_swap*/
|
||||
0 /*port_swap*/
|
||||
0>; /*lane_reverse*/
|
||||
phy_attr=<0x3 0>; /*vswing_level, preem_level*/
|
||||
hw_filter=<0 0>; /* filter_time, filter_cnt*/
|
||||
|
||||
/* power step: type, index, value, delay(ms) */
|
||||
power_on_step = <
|
||||
0 0 1 50 /*panel power*/
|
||||
2 0 0 0 /*signal enable*/
|
||||
0xff 0 0 0>; /*ending*/
|
||||
power_off_step = <
|
||||
2 0 0 10 /*signal disable*/
|
||||
0 0 0 500 /*panel power*/
|
||||
0xff 0 0 0>; /*ending*/
|
||||
backlight_index = <0>;
|
||||
};
|
||||
lvds_1{
|
||||
model_name = "1080p-hfreq_hdmi";
|
||||
interface = "lvds"; /*lcd_interface(lvds, vbyone)*/
|
||||
basic_setting = <
|
||||
1920 1080 /*h_active, v_active*/
|
||||
2200 1125 /*h_period, v_period*/
|
||||
8 /*lcd_bits*/
|
||||
16 9>; /*screen_widht, screen_height*/
|
||||
range_setting = <
|
||||
2080 2720 /*h_period min, max*/
|
||||
1100 1380 /*v_period min, max*/
|
||||
133940000 156000000>; /*pclk_min, max*/
|
||||
lcd_timing = <
|
||||
44 148 0 /*hs_width, hs_bp, hs_pol*/
|
||||
5 36 0>; /*vs_width, vs_bp, vs_pol*/
|
||||
clk_attr = <
|
||||
4 /*fr_adj_type
|
||||
*(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
|
||||
* 4=hdmi_mode)
|
||||
*/
|
||||
0 /*clk_ss_level */
|
||||
1 /*clk_auto_generate*/
|
||||
0>; /*pixel_clk(unit in Hz)*/
|
||||
lvds_attr = <
|
||||
1 /*lvds_repack*/
|
||||
1 /*dual_port*/
|
||||
0 /*pn_swap*/
|
||||
0 /*port_swap*/
|
||||
0>; /*lane_reverse*/
|
||||
phy_attr=<0x3 0>; /*vswing_level, preem_level*/
|
||||
|
||||
/* power step: type, index, value, delay(ms) */
|
||||
power_on_step = <
|
||||
0 0 1 50 /*panel power*/
|
||||
2 0 0 0 /*signal enable*/
|
||||
0xff 0 0 0>; /*ending*/
|
||||
power_off_step = <
|
||||
2 0 0 10 /*signal disable*/
|
||||
0 0 0 500 /*panel power*/
|
||||
0xff 0 0 0>; /*ending*/
|
||||
backlight_index = <0xff>;
|
||||
};
|
||||
vbyone_0{
|
||||
model_name = "public_2region";
|
||||
interface = "vbyone"; /*lcd_interface(lvds, vbyone)*/
|
||||
basic_setting = <
|
||||
3840 2160 /*h_active, v_active*/
|
||||
4400 2250 /*h_period, v_period*/
|
||||
10 /*lcd_bits */
|
||||
16 9>; /*screen_widht, screen_height*/
|
||||
range_setting = <
|
||||
4240 4800 /*h_period_min, max*/
|
||||
2200 2760 /*v_period_min, max*/
|
||||
480000000 624000000>; /*pclk_min, max*/
|
||||
lcd_timing = <
|
||||
33 477 0 /*hs_width, hs_bp, hs_pol*/
|
||||
6 81 0>; /*vs_width, vs_bp, vs_pol*/
|
||||
ppc_mode = <2>;
|
||||
clk_attr = <
|
||||
2 /*fr_adj_type
|
||||
*(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
|
||||
* 4=hdmi_mode)
|
||||
*/
|
||||
0 /*clk_ss_level*/
|
||||
1 /*clk_auto_generate*/
|
||||
0>; /*pixel_clk(unit in Hz)*/
|
||||
vbyone_attr = <
|
||||
8 /*lane_count*/
|
||||
2 /*region_num*/
|
||||
4 /*byte_mode*/
|
||||
4>; /*color_fmt*/
|
||||
vbyone_intr_enable = <
|
||||
1 /*vbyone_intr_enable */
|
||||
3>; /*vbyone_vsync_intr_enable*/
|
||||
phy_attr=<0x7 1>; /* vswing_level, preem_level */
|
||||
hw_filter=<0 0>; /* filter_time, filter_cnt*/
|
||||
|
||||
/* power step: type, index, value, delay(ms) */
|
||||
power_on_step = <
|
||||
0 0 1 500 /*panel power*/
|
||||
2 0 0 10 /*signal enable*/
|
||||
0xff 0 0 0>; /*ending*/
|
||||
power_off_step = <
|
||||
2 0 0 10 /*signal disable*/
|
||||
0 0 0 500 /*panel power*/
|
||||
0xff 0 0 0>; /*ending*/
|
||||
backlight_index = <0>;
|
||||
};
|
||||
vbyone_1{
|
||||
model_name = "public_1region";
|
||||
interface = "vbyone"; /*lcd_interface(lvds, vbyone)*/
|
||||
basic_setting = <
|
||||
3840 2160 /*h_active, v_active*/
|
||||
4400 2250 /*h_period, v_period*/
|
||||
10 /*lcd_bits*/
|
||||
16 9>; /*screen_widht, screen_height*/
|
||||
range_setting = <
|
||||
4240 4800 /*h_period_min, max*/
|
||||
2200 2790 /*v_period_min, max*/
|
||||
552000000 632000000>; /*pclk_min,max*/
|
||||
lcd_timing = <
|
||||
33 477 0 /*hs_width, hs_bp, hs_pol*/
|
||||
6 81 0>; /*vs_width, vs_bp, vs_pol*/
|
||||
ppc_mode = <2>;
|
||||
clk_attr = <
|
||||
2 /*fr_adj_type
|
||||
*(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
|
||||
* 4=hdmi_mode)
|
||||
*/
|
||||
0 /*clk_ss_level*/
|
||||
1 /*clk_auto_generate*/
|
||||
0>; /*pixel_clk(unit in Hz)*/
|
||||
vbyone_attr = <
|
||||
8 /*lane_count*/
|
||||
1 /*region_num*/
|
||||
4 /*byte_mode*/
|
||||
4>; /*color_fmt*/
|
||||
vbyone_intr_enable = <
|
||||
1 /*vbyone_intr_enable*/
|
||||
3>; /*vbyone_vsync_intr_enable*/
|
||||
phy_attr=<0x7 1>; /* vswing_level, preem_level */
|
||||
hw_filter=<0 0>; /* filter_time, filter_cnt*/
|
||||
|
||||
/* power step: type, index, value, delay(ms) */
|
||||
power_on_step = <
|
||||
0 0 1 500 /*panel power*/
|
||||
2 0 0 10 /*signal enable*/
|
||||
0xff 0 0 0>; /*ending*/
|
||||
power_off_step = <
|
||||
2 0 0 10 /*signal disable*/
|
||||
0 0 0 500 /*panel power*/
|
||||
0xff 0 0 0>; /*ending*/
|
||||
backlight_index = <0>;
|
||||
};
|
||||
vbyone_2{
|
||||
model_name = "public_2region_120hz";
|
||||
interface = "vbyone"; /*lcd_interface(lvds, vbyone)*/
|
||||
basic_setting = <
|
||||
3840 2160 /*h_active, v_active*/
|
||||
4400 2250 /*h_period, v_period*/
|
||||
10 /*lcd_bits*/
|
||||
16 9>; /*screen_widht, screen_height*/
|
||||
range_setting = <
|
||||
4096 4800 /*h_period_min, max*/
|
||||
2196 6750 /*v_period_min, max*/
|
||||
540000000 600000000>; /*pclk_min,max*/
|
||||
lcd_timing = <
|
||||
33 477 0 /*hs_width, hs_bp, hs_pol*/
|
||||
6 65 0>; /*vs_width, vs_bp, vs_pol*/
|
||||
ppc_mode = <2>;
|
||||
clk_attr = <
|
||||
255 /*(0=clk, 1=htotal, 2=vtotal, 3=auto_range, 4=hdmi_mode)*/
|
||||
0 /*clk_ss_level*/
|
||||
1 /*clk_auto_generate*/
|
||||
120>; /*pixel_clk(unit in Hz)*/
|
||||
vbyone_attr = <
|
||||
16 /*lane_count*/
|
||||
2 /*region_num*/
|
||||
4 /*byte_mode*/
|
||||
4>; /*color_fmt*/
|
||||
vbyone_intr_enable = <
|
||||
1 /*vbyone_intr_enable*/
|
||||
3>; /*vbyone_vsync_intr_enable*/
|
||||
phy_attr=<0x7 1>; /* vswing_level, preem_level */
|
||||
hw_filter=<0 0>; /* filter_time, filter_cnt*/
|
||||
|
||||
/* power step: type, index, value, delay(ms) */
|
||||
power_on_step = <
|
||||
0 0 1 500 /*panel power*/
|
||||
2 0 0 10 /*signal enable*/
|
||||
0xff 0 0 0>; /*ending*/
|
||||
power_off_step = <
|
||||
2 0 0 10 /*signal disable*/
|
||||
0 0 0 500 /*panel power*/
|
||||
0xff 0 0 0>; /*ending*/
|
||||
backlight_index = <0>;
|
||||
};
|
||||
vbyone_3{
|
||||
model_name = "public_2region_144hz";
|
||||
interface = "vbyone"; /*lcd_interface(lvds, vbyone)*/
|
||||
basic_setting = <
|
||||
3840 2160 /*h_active, v_active*/
|
||||
4096 2235 /*h_period, v_period*/
|
||||
10 /*lcd_bits*/
|
||||
16 9>; /*screen_widht, screen_height*/
|
||||
range_setting = <
|
||||
4096 4800 /*h_period_min, max*/
|
||||
2196 6750 /*v_period_min, max*/
|
||||
540000000 600000000>; /*pclk_min,max*/
|
||||
lcd_timing = <
|
||||
32 200 0 /*hs_width, hs_bp, hs_pol*/
|
||||
6 50 0>; /*vs_width, vs_bp, vs_pol*/
|
||||
ppc_mode = <2>;
|
||||
clk_attr = <
|
||||
255 /*(0=clk, 1=htotal, 2=vtotal, 3=auto_range, 4=hdmi_mode)*/
|
||||
0 /*clk_ss_level*/
|
||||
1 /*clk_auto_generate*/
|
||||
144>; /*pixel_clk(unit in Hz)*/
|
||||
vbyone_attr = <
|
||||
16 /*lane_count*/
|
||||
2 /*region_num*/
|
||||
4 /*byte_mode*/
|
||||
4>; /*color_fmt*/
|
||||
vbyone_intr_enable = <
|
||||
1 /*vbyone_intr_enable*/
|
||||
3>; /*vbyone_vsync_intr_enable*/
|
||||
phy_attr=<0x7 1>; /* vswing_level, preem_level */
|
||||
hw_filter=<0 0>; /* filter_time, filter_cnt*/
|
||||
|
||||
/* power step: type, index, value, delay(ms) */
|
||||
power_on_step = <
|
||||
0 0 1 500 /*panel power*/
|
||||
2 0 0 10 /*signal enable*/
|
||||
0xff 0 0 0>; /*ending*/
|
||||
power_off_step = <
|
||||
2 0 0 10 /*signal disable*/
|
||||
0 0 0 500 /*panel power*/
|
||||
0xff 0 0 0>; /*ending*/
|
||||
backlight_index = <0>;
|
||||
};
|
||||
p2p_0{
|
||||
model_name = "p2p_ceds";
|
||||
interface = "p2p"; /*lcd_interface
|
||||
*(lvds, vbyone, minilvds, p2p)
|
||||
*/
|
||||
basic_setting = <
|
||||
3840 2160 /*h_active, v_active*/
|
||||
5000 2250 /*h_period, v_period*/
|
||||
8 /*lcd_bits */
|
||||
16 9>; /*screen_widht, screen_height*/
|
||||
range_setting = <
|
||||
4240 5100 /*h_period_min, max*/
|
||||
2200 2760 /*v_period_min, max*/
|
||||
480000000 624000000>; /*pclk_min, max*/
|
||||
lcd_timing = <
|
||||
16 29 0 /*hs_width, hs_bp, hs_pol*/
|
||||
6 65 0>; /*vs_width, vs_bp, vs_pol*/
|
||||
clk_attr = <
|
||||
2 /*fr_adj_type
|
||||
*(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
|
||||
* 4=hdmi_mode)
|
||||
*/
|
||||
3 /*clk_ss_level*/
|
||||
1 /*clk_auto_generate*/
|
||||
0>; /*pixel_clk(unit in Hz)*/
|
||||
p2p_attr = <
|
||||
0x0 /* p2p_type:
|
||||
* 0x0=ceds, 0x1=cmpi, 0x2=isp, 0x3=epi,
|
||||
* 0x10=chpi, 0x11=cspi, 0x12=usit
|
||||
*/
|
||||
12 /* channel_num */
|
||||
0x76543210 /* channel_sel0 */
|
||||
0xba98 /* channel_sel1 */
|
||||
0 /* pn_swap */
|
||||
0>; /* bit_swap */
|
||||
phy_attr=<0x5 1>; /* vswing_level, preem_level */
|
||||
|
||||
/* power step: type, index, value, delay(ms) */
|
||||
power_on_step = <
|
||||
0 0 1 20 /*panel power on*/
|
||||
3 0 0 200 /* extern init voltage */
|
||||
2 0 0 10 /*signal enable*/
|
||||
0xff 0 0 0>; /*ending*/
|
||||
power_off_step = <
|
||||
2 0 0 10 /*signal disable*/
|
||||
0 0 0 100 /*panel power off*/
|
||||
0xff 0 0 0>; /*ending*/
|
||||
backlight_index = <0xff>;
|
||||
};
|
||||
p2p_1{
|
||||
model_name = "p2p_cspi";
|
||||
interface = "p2p"; /*lcd_interface
|
||||
*(lvds, vbyone, minilvds, p2p)
|
||||
*/
|
||||
basic_setting = <
|
||||
3840 2160 /*h_active, v_active*/
|
||||
5000 2250 /*h_period, v_period*/
|
||||
8 /*lcd_bits */
|
||||
16 9>; /*screen_widht, screen_height*/
|
||||
range_setting = <
|
||||
4240 5100 /*h_period_min, max*/
|
||||
2200 2760 /*v_period_min, max*/
|
||||
480000000 624000000>; /*pclk_min, max*/
|
||||
lcd_timing = <
|
||||
16 29 0 /*hs_width, hs_bp, hs_pol*/
|
||||
6 65 0>; /*vs_width, vs_bp, vs_pol*/
|
||||
clk_attr = <
|
||||
2 /*fr_adj_type
|
||||
*(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
|
||||
* 4=hdmi_mode)
|
||||
*/
|
||||
3 /*clk_ss_level*/
|
||||
1 /*clk_auto_generate*/
|
||||
0>; /*pixel_clk(unit in Hz)*/
|
||||
p2p_attr = <
|
||||
0x11 /* p2p_type:
|
||||
* 0x0=ceds, 0x1=cmpi, 0x2=isp, 0x3=epi,
|
||||
* 0x10=chpi, 0x11=cspi, 0x12=usit
|
||||
*/
|
||||
12 /* channel_num */
|
||||
0x76543210 /* channel_sel0 */
|
||||
0xba98 /* channel_sel1 */
|
||||
0 /* pn_swap */
|
||||
0>; /* bit_swap */
|
||||
phy_attr=<0x5 1>; /* vswing_level, preem_level */
|
||||
|
||||
/* power step: type, index, value, delay(ms) */
|
||||
power_on_step = <
|
||||
0 0 1 20 /*panel power on*/
|
||||
2 0 0 10 /*signal enable*/
|
||||
0xff 0 0 0>; /*ending*/
|
||||
power_off_step = <
|
||||
2 0 0 10 /*signal disable*/
|
||||
0 0 0 100 /*panel power off*/
|
||||
0xff 0 0 0>; /*ending*/
|
||||
backlight_index = <0xff>;
|
||||
};
|
||||
ports {
|
||||
port {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
lcd0_to_drm: endpoint@0 {
|
||||
reg = <0>;
|
||||
remote-endpoint = <0>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
lcd_extern{
|
||||
compatible = "amlogic, lcd_extern";
|
||||
status = "okay";
|
||||
index = <0>;
|
||||
key_valid = <0>;
|
||||
i2c_bus = "i2c_bus_2";
|
||||
|
||||
extern_0{
|
||||
index = <0>;
|
||||
extern_name = "ext_default";
|
||||
status = "okay";
|
||||
type = <0>; /*0=i2c, 1=spi, 2=mipi*/
|
||||
i2c_address = <0x33>; /*7bit i2c_addr*/
|
||||
i2c_address2 = <0xff>;
|
||||
cmd_size = <0xff>; /*dynamic cmd_size*/
|
||||
|
||||
/* init on/off:
|
||||
* fixed cmd_size: (type, value...);
|
||||
* cmd_size include all data.
|
||||
* dynamic cmd_size: (type, cmd_size, value...);
|
||||
* cmd_size include value.
|
||||
*/
|
||||
/* type: 0x00=cmd with delay(bit[3:0]=1 for address2),
|
||||
* 0xc0=cmd(bit[3:0]=1 for address2),
|
||||
* 0xf0=gpio,
|
||||
* 0xfd=delay,
|
||||
* 0xff=ending
|
||||
*/
|
||||
/* value: i2c or spi cmd, or gpio index & level */
|
||||
/* delay: unit ms */
|
||||
init_on = <
|
||||
0xc0 43 0x00
|
||||
0x48 0x19 0xa4 0x00 0x00 0x23 0xfc 0x66 0xfb 0x2b 0x28 0x00
|
||||
0x10 0x10 0x07 0x07 0x3e 0xc3 0xd3 0x33 0xa2 0xde 0x2b 0x02
|
||||
0x3d 0x21 0xa1 0xbf 0x1a 0x71 0x33 0x0f 0xd0 0xa1 0x01 0x70
|
||||
0x0e 0x1a 0x11 0xb5 0xcd 0xf9
|
||||
0xff 0>; /*ending*/
|
||||
init_off = <0xff 0>; /*ending*/
|
||||
};
|
||||
};
|
||||
|
||||
backlight{
|
||||
compatible = "amlogic, backlight-t3x";
|
||||
status = "okay";
|
||||
index = <0>;
|
||||
key_valid = <0>;
|
||||
pinctrl-names = "pwm_on","pwm_vs_on",
|
||||
"pwm_off";
|
||||
pinctrl-0 = <&pwm_d_pins4>;
|
||||
pinctrl-1 = <&bl_pwm_vs_on_pins>;
|
||||
pinctrl-2 = <&bl_pwm_off_pins>;
|
||||
interrupts-extended = <&gic 0 197 1>,<&gpio_intc 121 1>;
|
||||
interrupt-names = "vsync","ldim_pwm_vs";
|
||||
bl_pwm_config = <&bl_pwm_conf>;
|
||||
//memory-region = <&ldc_mem_reserved>;
|
||||
|
||||
/* pwm port: PWM_A, PWM_B, PWM_C, PWM_D, PWM_E, PWM_F, PWM_VS*/
|
||||
/* power index:(point gpios_index, 0xff=invalid) */
|
||||
/* power value:(0=output low, 1=output high, 2=input) */
|
||||
/* power delay:(unit in ms) */
|
||||
bl-gpios = <&gpio GPIOH_13 GPIO_ACTIVE_HIGH
|
||||
&gpio GPIOH_12 GPIO_ACTIVE_HIGH>;
|
||||
bl_gpio_names = "GPIOH_13","GPIOH_12";
|
||||
|
||||
backlight_0{
|
||||
index = <0>;
|
||||
bl_name = "backlight_pwm";
|
||||
bl_level_default_uboot_kernel = <100 100>;
|
||||
bl_level_attr = <255 10 /*max, min*/
|
||||
128 128>; /*mid, mid_mapping*/
|
||||
bl_ctrl_method = <1>; /*1=pwm,2=pwm_combo,3=ldim*/
|
||||
bl_power_attr = <0 /*en_gpio_index*/
|
||||
1 0 /*on_value, off_value*/
|
||||
200 200>; /*on_delay(ms), off_delay(ms)*/
|
||||
bl_pwm_port = "PWM_D";
|
||||
bl_pwm_attr = <1 /*pwm_method(0=negative, 1=positvie)*/
|
||||
180 /*pwm_freq(pwm:Hz, pwm_vs:multiple of vs)*/
|
||||
100 25>; /*duty_max(%), duty_min(%)*/
|
||||
bl_pwm_power = <1 0 /*pwm_gpio_index, pwm_gpio_off*/
|
||||
10 10>; /*pwm_on_delay(ms), pwm_off_delay(ms)*/
|
||||
en_sequence_reverse = <0>; /* 1 for reverse */
|
||||
};
|
||||
backlight_1{
|
||||
index = <1>;
|
||||
bl_name = "backlight_pwm_vs";
|
||||
bl_level_default_uboot_kernel = <100 100>;
|
||||
bl_level_attr = <255 10 /*max, min*/
|
||||
128 128>; /*mid, mid_mapping*/
|
||||
bl_ctrl_method = <1>; /*1=pwm,2=pwm_combo,3=ldim*/
|
||||
bl_power_attr = <0 /*en_gpio_index*/
|
||||
1 0 /*on_value, off_value*/
|
||||
200 200>; /* on_delay(ms), off_delay(ms)*/
|
||||
bl_pwm_port = "PWM_VS";
|
||||
bl_pwm_attr = <1 /*pwm_method(0=negative, 1=positvie)*/
|
||||
2 /*pwm_freq(pwm:Hz, pwm_vs:multiple of vs)*/
|
||||
100 25>; /*duty_max(%), duty_min(%)*/
|
||||
bl_pwm_power = <1 0 /*pwm_gpio_index, pwm_gpio_off*/
|
||||
10 10>; /*pwm_on_delay(ms), pwm_off_delay(ms)*/
|
||||
en_sequence_reverse = <0>; /* 1 for reverse */
|
||||
};
|
||||
|
||||
backlight_2{
|
||||
index = <2>;
|
||||
bl_name = "backlight_ld_iw7027";
|
||||
bl_level_default_uboot_kernel = <100 100>;
|
||||
bl_level_attr = <255 10 /*max, min*/
|
||||
128 128>; /*mid, mid_mapping*/
|
||||
bl_ctrl_method = <3>; /*1=pwm,2=pwm_combo,3=ldim*/
|
||||
bl_power_attr = <0xff /*en_gpio_index*/
|
||||
1 0 /*on_value, off_value*/
|
||||
200 200>; /* on_delay(ms), off_delay(ms)*/
|
||||
en_sequence_reverse = <0>; /* 1 for reverse */
|
||||
bl_ldim_zone_row_col = <9 5>;
|
||||
bl_ldim_mode = <2>; /* 0=LR, 1=TB, 2=DIRECT */
|
||||
ldim_dev_index = <2>;
|
||||
};
|
||||
|
||||
backlight_3{
|
||||
index = <3>;
|
||||
bl_name = "backlight_ld_blmcu";
|
||||
bl_level_default_uboot_kernel = <100 100>;
|
||||
bl_level_attr = <255 10 /*max, min*/
|
||||
128 128>; /*mid, mid_mapping*/
|
||||
bl_ctrl_method = <3>; /*1=pwm,2=pwm_combo,3=ldim*/
|
||||
bl_power_attr = <0xff /*en_gpio_index*/
|
||||
1 0 /*on_value, off_value*/
|
||||
200 200>; /* on_delay(ms), off_delay(ms)*/
|
||||
en_sequence_reverse = <0>; /* 1 for reverse */
|
||||
bl_ldim_zone_row_col = <12 10>;
|
||||
bl_ldim_mode = <2>; /* 0=LR, 1=TB, 2=DIRECT */
|
||||
ldim_dev_index = <3>;
|
||||
};
|
||||
};
|
||||
|
||||
local_dimming_device {
|
||||
compatible = "amlogic, ldim_dev";
|
||||
status = "okay";
|
||||
key_valid = <1>;
|
||||
pinctrl-names = "ldim_pwm",
|
||||
"ldim_pwm_vs",
|
||||
"ldim_pwm_off";
|
||||
pinctrl-0 = <&pwm_d_pins4>;
|
||||
pinctrl-1 = <&bl_pwm_vs_on_pins>;
|
||||
pinctrl-2 = <&bl_pwm_off_pins>;
|
||||
ldim_pwm_config = <&bl_pwm_conf>;
|
||||
|
||||
/* pwm port: PWM_A, PWM_B, PWM_C, PWM_D, PWM_E, PWM_F, PWM_VS*/
|
||||
ldim_dev-gpios = <&gpio GPIOH_13 GPIO_ACTIVE_HIGH
|
||||
&gpio GPIOH_12 GPIO_ACTIVE_HIGH>;
|
||||
ldim_dev_gpio_names = "GPIOH_13","GPIOH_12";
|
||||
|
||||
ldim_dev_0 {
|
||||
index = <0>;
|
||||
type = <0>; /*0=normal, 1=spi, 2=i2c*/
|
||||
ldim_dev_name = "ob3350";
|
||||
ldim_pwm_port = "PWM_D";
|
||||
ldim_pwm_attr = <0 /* pol */
|
||||
200 /*freq(pwm:Hz, pwm_vs:multiple of vs)*/
|
||||
50>;/*default duty(%)*/
|
||||
en_gpio_on_off = <0 /*ldim_dev-gpios index*/
|
||||
1 0>; /*on_level, off_level*/
|
||||
dim_max_min = <100 20>; /*dim_max, dim_min*/
|
||||
};
|
||||
ldim_dev_1 {
|
||||
index = <1>;
|
||||
type = <0>; /*0=normal, 1=spi, 2=i2c*/
|
||||
ldim_dev_name = "global";
|
||||
ldim_pwm_port = "PWM_D";
|
||||
ldim_pwm_attr = <1 /* pol */
|
||||
180 /*freq(pwm:Hz, pwm_vs:multiple of vs)*/
|
||||
50>;/*default duty(%)*/
|
||||
en_gpio_on_off = <0 /*ldim_dev-gpios index*/
|
||||
1 0>; /*on_level, off_level*/
|
||||
dim_max_min = <100 20>; /*dim_max, dim_min*/
|
||||
};
|
||||
|
||||
ldim_dev_2 {
|
||||
index = <2>;
|
||||
type = <1>; /* 0=normal,1=spi,2=i2c */
|
||||
ldim_dev_name = "iw7027";
|
||||
ldim_pwm_port = "PWM_D";
|
||||
ldim_pwm_attr = <1 /* pol */
|
||||
120 /*freq(pwm:Hz, pwm_vs:multiple of vs)*/
|
||||
100>;/*default duty(x/4095)*/
|
||||
spi_bus_num = <2>;
|
||||
spi_chip_select = <0>;
|
||||
spi_max_frequency = <1000000>; /* unit: hz */
|
||||
spi_mode = <0>; /* mode: 0, 1, 2, 3 */
|
||||
spi_dma_support = <1>;
|
||||
spi_cs_delay = <10 /* hold_high_delay */
|
||||
100>; /* clk_cs_delay (unit: us) */
|
||||
en_gpio_on_off = <0 /* ldim_dev-gpios index */
|
||||
1 /* on_level */
|
||||
0>; /* off_level */
|
||||
lamp_err_gpio = <0xff>;
|
||||
/* ldim_dev-gpios index, 0xff=invalid */
|
||||
spi_write_check = <0>; /* 0=disable, 1=enable */
|
||||
|
||||
dim_max_min = <0xfff 0x0>; /* dim_max, dim_min */
|
||||
chip_count = <3>;
|
||||
ldim_zone_mapping = <
|
||||
37 38 39 40 41
|
||||
32 33 34 35 36
|
||||
16 17 18 19 20
|
||||
43 44 45 46 47
|
||||
27 28 29 30 31
|
||||
21 22 23 24 25
|
||||
9 8 7 6 5
|
||||
4 3 2 1 0
|
||||
15 14 13 12 11>;
|
||||
ldim_bl_profile_mode = <2>; /*0=no profile*/
|
||||
ldim_bl_profile_k_bits = <
|
||||
3487 24>; /*profile_k, profile_bits*/
|
||||
ldim_bl_profile_path =
|
||||
"/odm/etc/tvconfig/panel/tcon/HV650QUB-F70_LDIM/bl_profile.bin";
|
||||
|
||||
ldim_cus_param = < /* maximum = 32 x 4 bytes*/
|
||||
0
|
||||
594
|
||||
268
|
||||
30550
|
||||
1231500
|
||||
20960790
|
||||
0
|
||||
5000000
|
||||
0
|
||||
0
|
||||
>;
|
||||
|
||||
cmd_size = <0xff>;
|
||||
/* init: (type, data...) */
|
||||
/* type: 0x00=cmd with delay,
|
||||
* 0xc0=cmd,
|
||||
* 0xfd=delay,
|
||||
* 0xff=ending
|
||||
*/
|
||||
/* data: spi data, fill 0x0 for no use */
|
||||
/* delay: unit ms */
|
||||
init_on = <
|
||||
0xc0 2 0x00 0x06
|
||||
0xc0 2 0x01 0x00
|
||||
0xc0 2 0x02 0x00
|
||||
0xc0 2 0x03 0x00
|
||||
0xc0 2 0x04 0x22
|
||||
0xc0 2 0x05 0x00
|
||||
0xc0 2 0x06 0x44
|
||||
0xc0 2 0x07 0x00
|
||||
0xc0 2 0x08 0x66
|
||||
0xc0 2 0x09 0x00
|
||||
0xc0 2 0x0a 0x88
|
||||
0xc0 2 0x0b 0x00
|
||||
0xc0 2 0x0c 0xaa
|
||||
0xc0 2 0x0d 0x00
|
||||
0xc0 2 0x0e 0xcc
|
||||
0xc0 2 0x0f 0x00
|
||||
0xc0 2 0x10 0xee
|
||||
0xc0 2 0x11 0x51
|
||||
0xc0 2 0x12 0x10
|
||||
0xc0 2 0x13 0x32
|
||||
0xc0 2 0x14 0x00
|
||||
0xc0 2 0x15 0x54
|
||||
0xc0 2 0x16 0x55
|
||||
0xc0 2 0x17 0x76
|
||||
0xc0 2 0x18 0x99
|
||||
0xc0 2 0x19 0xbb
|
||||
0xc0 2 0x1a 0xdd
|
||||
0xc0 2 0x1b 0x00
|
||||
0xc0 2 0x1c 0xa5
|
||||
0xc0 2 0x1d 0x25
|
||||
0xc0 2 0x1e 0x88
|
||||
0xc0 2 0x1f 0x7e
|
||||
0xc0 2 0x20 0x0a
|
||||
0xc0 2 0x21 0xef
|
||||
0xc0 2 0x22 0xff
|
||||
0xc0 2 0x23 0xfb
|
||||
0xc0 2 0x24 0xff
|
||||
0xc0 2 0x25 0x00
|
||||
0xc0 2 0x26 0x00
|
||||
0xc0 2 0x27 0x33
|
||||
0xc0 2 0x28 0x33
|
||||
0xc0 2 0x29 0x87
|
||||
0xc0 2 0x2a 0x1a
|
||||
0xc0 2 0x2b 0x7f
|
||||
0xc0 2 0x2c 0xac
|
||||
0xc0 2 0x2d 0xff
|
||||
0xc0 2 0x2e 0xe4
|
||||
0xc0 2 0x2f 0xbc
|
||||
0xc0 2 0x30 0xdd
|
||||
0xc0 2 0x31 0x82
|
||||
0xc0 2 0x32 0x85
|
||||
0xc0 2 0x33 0x16
|
||||
0xc0 2 0x34 0x98
|
||||
0xc0 2 0x35 0xbf
|
||||
0xc0 2 0x36 0x41
|
||||
0xc0 2 0x37 0x00
|
||||
0xc0 2 0x38 0xc0
|
||||
0xc0 2 0x39 0x00
|
||||
0xc0 2 0x40 0x08
|
||||
0xc0 2 0x41 0x00
|
||||
0xc0 2 0x42 0x08
|
||||
0xc0 2 0x43 0x00
|
||||
0xc0 2 0x44 0x08
|
||||
0xc0 2 0x45 0x00
|
||||
0xc0 2 0x46 0x08
|
||||
0xc0 2 0x47 0x00
|
||||
0xc0 2 0x48 0x08
|
||||
0xc0 2 0x49 0x00
|
||||
0xc0 2 0x4a 0x08
|
||||
0xc0 2 0x4b 0x00
|
||||
0xc0 2 0x4c 0x08
|
||||
0xc0 2 0x4d 0x00
|
||||
0xc0 2 0x4e 0x08
|
||||
0xc0 2 0x4f 0x00
|
||||
0xc0 2 0x50 0x08
|
||||
0xc0 2 0x51 0x00
|
||||
0xc0 2 0x52 0x08
|
||||
0xc0 2 0x53 0x00
|
||||
0xc0 2 0x54 0x08
|
||||
0xc0 2 0x55 0x00
|
||||
0xc0 2 0x56 0x08
|
||||
0xc0 2 0x57 0x00
|
||||
0xc0 2 0x58 0x08
|
||||
0xc0 2 0x59 0x00
|
||||
0xc0 2 0x5a 0x08
|
||||
0xc0 2 0x5b 0x00
|
||||
0xc0 2 0x5c 0x08
|
||||
0xc0 2 0x5d 0x00
|
||||
0xc0 2 0x5e 0x08
|
||||
0xc0 2 0x5f 0x00
|
||||
0xff 0>;
|
||||
init_off = <0xff 0>;
|
||||
};
|
||||
|
||||
ldim_dev_3 {
|
||||
index = <3>;
|
||||
type = <1>; /* 0=normal,1=spi,2=i2c */
|
||||
ldim_dev_name = "blmcu";
|
||||
ldim_pwm_port = "PWM_VS";
|
||||
ldim_pwm_attr = <1 /* pol */
|
||||
1 /*freq(pwm:Hz, pwm_vs:multiple of vs)*/
|
||||
50>;/*default duty(x/4095)*/
|
||||
spi_bus_num = <2>;
|
||||
spi_chip_select = <0>;
|
||||
spi_max_frequency = <3000000>; /* unit: hz */
|
||||
spi_mode = <2>; /* mode: 0, 1, 2, 3 */
|
||||
spi_dma_support = <1>;
|
||||
spi_cs_delay = <10 /* hold_high_delay */
|
||||
100>; /* clk_cs_delay (unit: us) */
|
||||
en_gpio_on_off = <0 /* ldim_dev-gpios index */
|
||||
1 /* on_level */
|
||||
0>; /* off_level */
|
||||
lamp_err_gpio = <0xff>;
|
||||
/* ldim_dev-gpios index, 0xff=invalid */
|
||||
spi_write_check = <0>; /* 0=disable, 1=enable */
|
||||
|
||||
dim_max_min = <0xfff 0x0>; /* dim_max, dim_min */
|
||||
chip_count = <3>;
|
||||
ldim_zone_mapping = <0>;
|
||||
ldim_bl_profile_mode = <2>; /*0=no profile*/
|
||||
ldim_bl_profile_k_bits = <
|
||||
1844 24>; /*profile_k, profile_bits*/
|
||||
ldim_bl_profile_path =
|
||||
"/odm/etc/tvconfig/panel/UHD_2RG_LDIM_BLMCU/bl_profile.bin";
|
||||
|
||||
mcu_header = <0x55AA0014>;
|
||||
mcu_dim =<0x0000FF4D>; /*reserve+type+adim+pdim*/
|
||||
/*type: 0: 3bytes(old spec), 1:6bytes(new spec)*/
|
||||
|
||||
ldim_cus_param = < /* maximum = 32 x 4 bytes*/
|
||||
11
|
||||
23
|
||||
>;
|
||||
|
||||
cmd_size = <0xff>;
|
||||
/* init: (type, data...) */
|
||||
/* type: 0x00=cmd with delay,
|
||||
* 0xc0=cmd,
|
||||
* 0xfd=delay,
|
||||
* 0xff=ending
|
||||
*/
|
||||
/* data: spi data, fill 0x0 for no use */
|
||||
/* delay: unit ms */
|
||||
init_on = < 0xff 0>;
|
||||
init_off = <0xff 0>;
|
||||
};
|
||||
};
|
||||
|
||||
bl_pwm_conf:bl_pwm_conf{
|
||||
pwm_channel_0 {
|
||||
pwm_port = "PWM_D";
|
||||
pwms = <&pwm_cd MESON_PWM_1 30040 0>;
|
||||
};
|
||||
};
|
||||
}; /* end of / */
|
||||
|
||||
@@ -8,7 +8,7 @@
|
||||
#include "mesont3x.dtsi"
|
||||
#include "partition_mbox_ab.dtsi"
|
||||
#include "mesont3x_drm.dtsi"
|
||||
#include "mesont3x_bc302-panel.dtsi"
|
||||
#include "mesont3x_bc302_linux-panel.dtsi"
|
||||
#include <dt-bindings/input/input.h>
|
||||
|
||||
/ {
|
||||
|
||||
Reference in New Issue
Block a user