mirror of
https://github.com/hardkernel/kernel_common_drivers.git
synced 2026-06-25 12:03:48 +09:00
2fdcd3420510a019fdafcdb8176b76475b5f9d1d
PD#SWPL-199701 Problem: 1.For t3x,some registers require sequential writing, with some bits written first and some bits written last, so part tables cannot be used 2.Rdma write(clk reg) has not taken effect in next vsync because rdma took too long.In this case, read value still 0x55, the next write "or" operation will include 0x55 again. Solution: 1.move t3x to original table; 2.remove "or" operation for clk reg. Verify: t3x Change-Id: I89085f51c1cecc11ac866ee7bb1852152b5f3f0a Signed-off-by: yao liu <yao.liu@amlogic.com>
Description
No description provided
Languages
C
98.9%
Perl
0.4%
Makefile
0.4%
Shell
0.2%