Jian Hu
628eebb0c6
clk: optimize sys pll setting time [1/1]
...
PD#SWPL-136018
Problem:
optimize sys pll setting
Solution:
1.remove the unused frequency
2.remove cpu_dyn_clk 1G settings, add
it in probe avoid cpu is 24M during dvfs
3.remove deadcode in clk-pll.c
Verify:
t3x
Change-Id: I64ee9483b1821410029d315f06b83f9748009db3
Signed-off-by: Jian Hu <jian.hu@amlogic.com >
2023-08-13 21:58:36 -07:00
..
2023-05-16 03:01:22 -07:00
2023-07-26 05:51:15 -07:00
2023-07-09 15:08:00 -07:00
2023-05-25 01:21:49 -07:00
2023-04-06 20:15:22 -07:00
2023-05-12 02:03:45 -07:00
2022-02-22 11:00:37 +08:00
2023-08-13 21:58:36 -07:00
2023-06-02 09:01:11 -07:00
2023-06-20 01:52:23 -07:00
2022-05-27 02:18:05 -07:00
2023-05-31 20:54:04 -07:00
2023-08-09 21:58:46 -07:00
2023-08-05 03:58:34 -07:00
2023-08-08 06:20:28 -07:00
2023-04-19 06:11:14 -07:00
2023-06-29 22:58:33 -07:00
2023-08-08 02:57:29 -07:00
2023-02-28 06:10:46 -08:00
2023-05-03 22:52:30 -07:00
2023-07-20 15:04:52 -07:00
2023-08-08 02:57:29 -07:00
2023-01-04 01:07:19 -08:00
2022-12-06 03:38:59 -07:00
2023-08-03 01:59:05 -07:00
2023-08-08 02:57:29 -07:00
2022-02-14 19:55:32 -07:00
2022-12-26 03:25:43 -08:00
2023-08-08 08:09:21 -07:00
2023-08-08 02:57:29 -07:00
2023-08-13 03:58:40 -07:00
2023-08-09 02:59:07 -07:00
2023-08-10 06:19:31 -07:00
2023-04-16 22:32:09 -07:00
2023-08-04 00:38:57 -07:00
2023-08-10 21:48:55 -07:00
2023-06-29 10:38:53 +08:00
2023-07-24 05:08:30 -07:00
2023-05-14 23:49:15 -07:00
2023-08-09 21:59:21 -07:00
2023-08-07 04:18:45 -07:00
2023-04-16 22:32:09 -07:00
2023-07-07 12:45:20 +08:00
2023-08-08 02:57:29 -07:00
2023-07-24 05:08:33 -07:00
2023-08-10 06:19:31 -07:00
2022-02-14 19:55:32 -07:00
2023-08-04 02:18:45 -07:00
2023-06-07 20:50:43 -07:00
2023-05-18 21:08:39 +08:00
2023-05-11 01:54:46 -07:00
2023-04-05 20:14:14 -07:00
2023-07-31 22:18:39 -07:00
2023-04-20 06:15:21 -07:00
2023-07-14 05:25:24 -07:00
2023-02-21 19:48:52 -08:00
2023-07-09 15:08:00 -07:00
2023-07-09 15:08:00 -07:00