Files
kernel_common_drivers/drivers
Jian Hu 628eebb0c6 clk: optimize sys pll setting time [1/1]
PD#SWPL-136018

Problem:
optimize sys pll setting

Solution:
1.remove the unused frequency
2.remove cpu_dyn_clk 1G settings, add
it in probe avoid cpu is 24M during dvfs
3.remove deadcode in clk-pll.c

Verify:
t3x

Change-Id: I64ee9483b1821410029d315f06b83f9748009db3
Signed-off-by: Jian Hu <jian.hu@amlogic.com>
2023-08-13 21:58:36 -07:00
..
2022-02-22 11:00:37 +08:00
2023-01-04 01:07:19 -08:00
2022-12-06 03:38:59 -07:00
2023-08-03 01:59:05 -07:00
2023-08-08 02:57:29 -07:00
2022-12-26 03:25:43 -08:00
2023-08-04 00:38:57 -07:00
2023-08-10 21:48:55 -07:00
2023-05-14 23:49:15 -07:00
2023-08-07 04:18:45 -07:00
2023-08-08 02:57:29 -07:00
2023-07-31 22:18:39 -07:00
2023-07-14 05:25:24 -07:00
2023-02-21 19:48:52 -08:00