yiting.deng 79aecaf2f7 pll: s7: reset od when enable pll [1/1]
PD#SWPL-157952

Problem:
second enable pll will call set_rate, it reset od use init_regs
od bit, result pll rate changed

Solution:
store pll od when set_rate and rewrite it to regwith
other parm through enable

Verify:
s7_bh201

Change-Id: I04c236f3fd716fcf9b3ef1442eba8a5565dcdb02
Signed-off-by: yiting.deng <yiting.deng@amlogic.com>
2024-03-14 19:05:11 +08:00
2024-01-22 20:28:45 +08:00
S
Description
No description provided
118 MiB
Languages
C 98.9%
Perl 0.4%
Makefile 0.4%
Shell 0.2%