mirror of
https://github.com/hardkernel/kernel_common_drivers.git
synced 2026-06-25 12:03:48 +09:00
79aecaf2f7789f4ebdd65ee429905154a062923a
PD#SWPL-157952 Problem: second enable pll will call set_rate, it reset od use init_regs od bit, result pll rate changed Solution: store pll od when set_rate and rewrite it to regwith other parm through enable Verify: s7_bh201 Change-Id: I04c236f3fd716fcf9b3ef1442eba8a5565dcdb02 Signed-off-by: yiting.deng <yiting.deng@amlogic.com>
Description
No description provided
Languages
C
98.9%
Perl
0.4%
Makefile
0.4%
Shell
0.2%