mirror of
https://github.com/hardkernel/kernel_common_drivers.git
synced 2026-06-25 12:03:48 +09:00
a141be7e05b2394890c1446d298de014332f51bb
PD#SWPL-141569 Problem: dct post has clk gate timing issue with prelink mode Solution: 1. disable clk gate mode for avg_flt module in dct post 2. add delay policy for dct post, not enable as default Verify: Verified on t5m Change-Id: I805cddf07faa13c766f01485cdff0b60c7e0f65d Signed-off-by: Brian Zhu <brian.zhu@amlogic.com>
Description
No description provided
Languages
C
98.9%
Perl
0.4%
Makefile
0.4%
Shell
0.2%