shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-05 10:31:46 +09:00
Code Issues Packages Projects Releases Wiki Activity

clk: rockchip: rv1126b: fix hclk_rkrng_ns parent

Browse Source 
rkrng_ns depends on rkrng_s.

Change-Id: I6d7bac7011ac26fafd1aae2a4948504b7e547335
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
This commit is contained in:
Elaine Zhang
2025-04-28 11:04:55 +08:00
committed by Tao Huang
parent 9a979886a0
commit 085dfd9f13
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
drivers/clk/rockchip/clk-rv1126b.c
View File

@@ -866,10 +866,10 @@ static struct rockchip_clk_branch rv1126b_clk_branches[] __initdata = {
COMPOSITE_NODIV(CLK_TIMER4, "clk_timer4", clk_timer4_parents_p, 0,
RV1126B_BUSCLKSEL_CON(2), 8, 2, MFLAGS,
RV1126B_BUSCLKGATE_CON(2), 10, GFLAGS),
GATE(HCLK_RKRNG_NS, "hclk_rkrng_ns", "hclk_bus_root", 0,
RV1126B_BUSCLKGATE_CON(2), 15, GFLAGS),
GATE(HCLK_RKRNG_S_NS, "hclk_rkrng_s_ns", "hclk_bus_root", 0,
RV1126B_BUSCLKGATE_CON(2), 14, GFLAGS),
GATE(HCLK_RKRNG_NS, "hclk_rkrng_ns", "hclk_rkrng_s_ns", 0,
RV1126B_BUSCLKGATE_CON(2), 15, GFLAGS),
GATE(CLK_TIMER5, "clk_timer5", "clk_timer_root", 0,
RV1126B_BUSCLKGATE_CON(2), 11, GFLAGS),
GATE(PCLK_I2C0, "pclk_i2c0", "pclk_bus_root", 0,