mirror of
https://github.com/hardkernel/linux.git
synced 2026-06-07 19:30:30 +09:00
PCI: rockchip: Correct the use of FTS mask
commita45e2611b9upstream. We're trying to mask out bits[23:8] while retaining [32:24, 7:0], but we're doing the inverse. That doesn't have too much effect, since we're setting all the [23:8] bits to 1, and the other bits are only relevant for modes we're currently not using. But we should get this right. Fixes:ca19890840("PCI: rockchip: Fix wrong transmitted FTS count") Signed-off-by: Brian Norris <briannorris@chromium.org> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Acked-by: Shawn Lin <shawn.lin@rock-chips.com> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
committed by
Greg Kroah-Hartman
parent
6e4bcf8539
commit
090cce6f6f
@@ -533,7 +533,7 @@ static int rockchip_pcie_init_port(struct rockchip_pcie *rockchip)
|
||||
|
||||
/* Fix the transmitted FTS count desired to exit from L0s. */
|
||||
status = rockchip_pcie_read(rockchip, PCIE_CORE_CTRL_PLC1);
|
||||
status = (status & PCIE_CORE_CTRL_PLC1_FTS_MASK) |
|
||||
status = (status & ~PCIE_CORE_CTRL_PLC1_FTS_MASK) |
|
||||
(PCIE_CORE_CTRL_PLC1_FTS_CNT << PCIE_CORE_CTRL_PLC1_FTS_SHIFT);
|
||||
rockchip_pcie_write(rockchip, status, PCIE_CORE_CTRL_PLC1);
|
||||
|
||||
|
||||
Reference in New Issue
Block a user