shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 19:30:30 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: rk3588s: Add ispp node

Browse Source 
Change-Id: I7e2799980cbb2274c80d3dfa44eb4ee95728ac99
Signed-off-by: Lian Xu <xu.lian@rock-chips.com>
This commit is contained in:
Lian Xu
2021-11-07 15:10:02 +08:00
committed by Tao Huang
parent dd34cad8d0
commit 0c003fbb00
1 changed files with 38 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

38
arch/arm64/boot/dts/rockchip/rk3588s.dtsi
View File

@@ -706,6 +706,18 @@
status = "disabled";
};
rkispp0_vir0: rkispp0-vir0 {
compatible = "rockchip,rk3588-rkispp-vir";
rockchip,hw = <&rkispp0>;
status = "disabled";
};
rkispp1_vir0: rkispp1-vir0 {
compatible = "rockchip,rk3588-rkispp-vir";
rockchip,hw = <&rkispp1>;
status = "disabled";
};
rkvenc_ccu: rkvenc-ccu {
compatible = "rockchip,rkv-encoder-v2-ccu";
status = "disabled";
@@ -2180,6 +2192,19 @@
status = "disabled";
};
rkispp0: rkispp@fdcd0000 {
compatible = "rockchip,rk3588-rkispp";
reg = <0x0 0xfdcd0000 0x0 0x0f00>;
interrupts = <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "fec_irq";
clocks = <&cru ACLK_FISHEYE0>, <&cru HCLK_FISHEYE0>,
<&cru CLK_FISHEYE0_CORE>;
clock-names = "aclk_ispp", "hclk_ispp", "clk_ispp";
power-domains = <&power RK3588_PD_FEC>;
iommus = <&fec0_mmu>;
status = "disabled";
};
fec0_mmu: iommu@fdcd0f00 {
compatible = "rockchip,iommu-v2";
reg = <0x0 0xfdcd0f00 0x0 0x100>;
@@ -2192,6 +2217,19 @@
status = "disabled";
};
rkispp1: rkispp@fdcd8000 {
compatible = "rockchip,rk3588-rkispp";
reg = <0x0 0xfdcd8000 0x0 0x0f00>;
interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "fec_irq";
clocks = <&cru ACLK_FISHEYE1>, <&cru HCLK_FISHEYE1>,
<&cru CLK_FISHEYE1_CORE>;
clock-names = "aclk_ispp", "hclk_ispp", "clk_ispp";
power-domains = <&power RK3588_PD_FEC>;
iommus = <&fec1_mmu>;
status = "disabled";
};
fec1_mmu: iommu@fdcd8f00 {
compatible = "rockchip,iommu-v2";
reg = <0x0 0xfdcd8f00 0x0 0x100>;