shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 19:30:30 +09:00
Code Issues Packages Projects Releases Wiki Activity

drivers: rkflash: Add some delay after DMA finish

Browse Source 
When internal DMA ready, the last spare data may still in fifo.

Change-Id: I1cf670d2008ea62b67b517641e31386fd0877417
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>
This commit is contained in:
Jon Lin
2021-07-27 19:48:40 +08:00
committed by Tao Huang
parent c005a5bfe6
commit 0cabb7688e
1 changed files with 9 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

13
drivers/rkflash/nandc.c
View File

@@ -323,26 +323,29 @@ static void nandc_xfer_done(void)
do {
fl_reg.d32 = nandc_readl(NANDC_V9_FLCTL);
stat_reg.d32 = nandc_readl(NANDC_V9_MTRANS_STAT);
usleep_range(20, 30);
} while (stat_reg.V9.mtrans_cnt < fl_reg.V9.page_num ||
fl_reg.V9.tr_rdy == 0);
udelay(5);
if (master.mapped) {
rknandc_dma_unmap_single((u64)master.page_phy,
fl_reg.V6.page_num * 1024,
fl_reg.V9.page_num * 1024,
0);
rknandc_dma_unmap_single((u64)master.spare_phy,
fl_reg.V6.page_num * 64,
fl_reg.V9.page_num * 64,
0);
}
} else {
do {
fl_reg.d32 = nandc_readl(NANDC_V9_FLCTL);
usleep_range(20, 30);
} while (fl_reg.V9.tr_rdy == 0);
if (master.mapped) {
rknandc_dma_unmap_single((u64)master.page_phy,
fl_reg.V6.page_num * 1024,
fl_reg.V9.page_num * 1024,
1);
rknandc_dma_unmap_single((u64)master.spare_phy,
fl_reg.V6.page_num * 64,
fl_reg.V9.page_num * 64,
1);
}
}
@@ -355,6 +358,7 @@ static void nandc_xfer_done(void)
do {
fl_reg.d32 = nandc_readl(NANDC_FLCTL);
stat_reg.d32 = nandc_readl(NANDC_MTRANS_STAT);
usleep_range(20, 30);
} while (stat_reg.V6.mtrans_cnt < fl_reg.V6.page_num ||
fl_reg.V6.tr_rdy == 0);
@@ -371,6 +375,7 @@ static void nandc_xfer_done(void)
} else {
do {
fl_reg.d32 = nandc_readl(NANDC_FLCTL);
usleep_range(20, 30);
} while (fl_reg.V6.tr_rdy == 0);
if (master.mapped) {
rknandc_dma_unmap_single(