shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 11:26:02 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: rk3588: Add compatible for sata

Browse Source 
Signed-off-by: Yifeng Zhao <yifeng.zhao@rock-chips.com>
Change-Id: Icbd198976183743210eb34df448a49a38d17e5d5
This commit is contained in:
Yifeng Zhao
2021-12-07 14:44:00 +08:00
parent dfdc21c0e6
commit 123a258793
2 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
arch/arm64/boot/dts/rockchip/rk3588.dtsi
View File

@@ -670,7 +670,7 @@
};
sata1: sata@fe220000 {
compatible = "snps,dwc-ahci";
compatible = "rockchip,rk-ahci", "snps,dwc-ahci";
reg = <0 0xfe220000 0 0x1000>;
clocks = <&cru ACLK_SATA1>, <&cru CLK_PMALIVE1>,
<&cru CLK_RXOOB1>, <&cru CLK_PIPEPHY1_REF>,

4
arch/arm64/boot/dts/rockchip/rk3588s.dtsi
View File

@@ -3330,7 +3330,7 @@
};
sata0: sata@fe210000 {
compatible = "snps,dwc-ahci";
compatible = "rockchip,rk-ahci", "snps,dwc-ahci";
reg = <0 0xfe210000 0 0x1000>;
clocks = <&cru ACLK_SATA0>, <&cru CLK_PMALIVE0>,
<&cru CLK_RXOOB0>, <&cru CLK_PIPEPHY0_REF>,
@@ -3346,7 +3346,7 @@
};
sata2: sata@fe230000 {
compatible = "snps,dwc-ahci";
compatible = "rockchip,rk-ahci", "snps,dwc-ahci";
reg = <0 0xfe230000 0 0x1000>;
clocks = <&cru ACLK_SATA2>, <&cru CLK_PMALIVE2>,
<&cru CLK_RXOOB2>, <&cru CLK_PIPEPHY2_REF>,