shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-09 04:10:18 +09:00
Code Issues Packages Projects Releases Wiki Activity

ARM: rockchip: fiq-debugger: add UART_USR macro

Browse Source
This commit is contained in:
黄涛
2014-08-05 17:47:32 +08:00
parent fcef60e36f
commit 12bd547263
1 changed files with 8 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
arch/arm/mach-rockchip/rk_fiq_debugger.c
View File

@@ -37,6 +37,13 @@
#include <linux/irqchip/arm-gic.h>
#include "rk_fiq_debugger.h"
#define UART_USR 0x1f /* In: UART Status Register */
#define UART_USR_RX_FIFO_FULL 0x10 /* Receive FIFO full */
#define UART_USR_RX_FIFO_NOT_EMPTY 0x08 /* Receive FIFO not empty */
#define UART_USR_TX_FIFO_EMPTY 0x04 /* Transmit FIFO empty */
#define UART_USR_TX_FIFO_NOT_FULL 0x02 /* Transmit FIFO not full */
#define UART_USR_BUSY 0x01 /* UART busy indicator */
struct rk_fiq_debugger {
struct fiq_debugger_pdata pdata;
void __iomem *debug_port_base;
@@ -113,10 +120,7 @@ static void debug_putc(struct platform_device *pdev, unsigned int c)
struct rk_fiq_debugger *t;
t = container_of(dev_get_platdata(&pdev->dev), typeof(*t), pdata);
// while (!(rk_fiq_read_lsr(t) & UART_LSR_THRE))
// cpu_relax();
//enable TX FIFO
while (!(rk_fiq_read(t, 0x1F) & 0x02))
while (!(rk_fiq_read(t, UART_USR) & UART_USR_TX_FIFO_NOT_FULL))
cpu_relax();
rk_fiq_write(t, c, UART_TX);
}