shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 19:30:30 +09:00
Code Issues Packages Projects Releases Wiki Activity

drm/rockchip: dsi2: fix some reg define error

Browse Source 
Change-Id: I11e141ecc5b962c28e37125d01b30e38aaa57e3e
Signed-off-by: Sandy Huang <hjc@rock-chips.com>
Signed-off-by: Guochun Huang <hero.huang@rock-chips.com>
This commit is contained in:
Sandy Huang
2021-11-12 09:03:31 +08:00
committed by Tao Huang
parent 5c2186f1b8
commit 1490bd254f
1 changed files with 21 additions and 21 deletions
Download Patch File Download Diff File Expand all files Collapse all files

42
drivers/phy/rockchip/phy-rockchip-samsung-dcphy.c
View File

@@ -61,7 +61,6 @@
#define DPHY_MC_ANA_CON1 0x030c
#define DPHY_MC_TIME_CON0 0x0330
#define HSTX_CLK_SEL BIT(12)
#define T_LPX_MASK GENMASK(9, 4)
#define T_LPX(x) UPDATE(x, 11, 4)
#define DPHY_MC_TIME_CON1 0x0334
#define T_CLK_ZERO(x) UPDATE(x, 15, 8)
@@ -85,11 +84,12 @@
#define COMBO_MD0_ANA_CON0 0x0408
#define COMBO_MD0_ANA_CON1 0x040C
#define COMBO_MD0_ANA_CON2 0x0410
#define COMBO_MD0_TIME_CON0 0x0414
#define COMBO_MD0_TIME_CON1 0x0430
#define COMBO_MD0_TIME_CON2 0x0434
#define COMBO_MD0_TIME_CON3 0x0438
#define COMBO_MD0_TIME_CON4 0x043C
#define COMBO_MD0_TIME_CON0 0x0430
#define COMBO_MD0_TIME_CON1 0x0434
#define COMBO_MD0_TIME_CON2 0x0438
#define COMBO_MD0_TIME_CON3 0x043C
#define COMBO_MD0_TIME_CON4 0x0440
#define COMBO_MD0_DATA_CON0 0x0444
#define COMBO_MD1_GNR_CON0 0x0500
@@ -97,11 +97,11 @@
#define COMBO_MD1_ANA_CON0 0x0508
#define COMBO_MD1_ANA_CON1 0x050c
#define COMBO_MD1_ANA_CON2 0x0510
#define COMBO_MD1_TIME_CON0 0x0514
#define COMBO_MD1_TIME_CON1 0x0530
#define COMBO_MD1_TIME_CON2 0x0534
#define COMBO_MD1_TIME_CON3 0x0538
#define COMBO_MD1_TIME_CON4 0x053C
#define COMBO_MD1_TIME_CON0 0x0530
#define COMBO_MD1_TIME_CON1 0x0534
#define COMBO_MD1_TIME_CON2 0x0538
#define COMBO_MD1_TIME_CON3 0x053C
#define COMBO_MD1_TIME_CON4 0x0540
#define COMBO_MD1_DATA_CON0 0x0544
#define COMBO_MD2_GNR_CON0 0x0600
@@ -109,11 +109,11 @@
#define COMBO_MD2_ANA_CON0 0X0608
#define COMBO_MD2_ANA_CON1 0X060C
#define COMBO_MD2_ANA_CON2 0X0610
#define COMBO_MD2_TIME_CON0 0x0614
#define COMBO_MD2_TIME_CON1 0x0618
#define COMBO_MD2_TIME_CON2 0x061c
#define COMBO_MD2_TIME_CON3 0x0620
#define COMBO_MD2_TIME_CON4 0x0624
#define COMBO_MD2_TIME_CON0 0x0630
#define COMBO_MD2_TIME_CON1 0x0634
#define COMBO_MD2_TIME_CON2 0x0638
#define COMBO_MD2_TIME_CON3 0x063C
#define COMBO_MD2_TIME_CON4 0x0640
#define COMBO_MD2_DATA_CON0 0x0644
#define DPHY_MD3_GNR_CON0 0x0700
@@ -121,11 +121,11 @@
#define DPHY_MD3_ANA_CON0 0X0708
#define DPHY_MD3_ANA_CON1 0X070C
#define DPHY_MD3_ANA_CON2 0X0710
#define DPHY_MD3_TIME_CON0 0x0714
#define DPHY_MD3_TIME_CON1 0x0718
#define DPHY_MD3_TIME_CON2 0x071c
#define DPHY_MD3_TIME_CON3 0x0720
#define DPHY_MD3_TIME_CON4 0x0724
#define DPHY_MD3_TIME_CON0 0x0730
#define DPHY_MD3_TIME_CON1 0x0734
#define DPHY_MD3_TIME_CON2 0x0738
#define DPHY_MD3_TIME_CON3 0x073C
#define DPHY_MD3_TIME_CON4 0x0740
#define DPHY_MD3_DATA_CON0 0x0744
#define T_LP_EXIT_SKEW(x) UPDATE(x, 3, 2)