mirror of
https://github.com/hardkernel/linux.git
synced 2026-06-06 10:58:48 +09:00
drm: exynos: dsi: Add input_bus_flags
LCDIF-DSIM glue logic inverts the HS/VS/DE signals and expecting the i.MX8M Mini/Nano DSI host to add additional Data Enable signal active low (DE_LOW). This makes the valid data transfer on each horizontal line. So, add additional bus flags DE_LOW setting via input_bus_flags for i.MX8M Mini/Nano platforms. Tested-by: Marek Szyprowski <m.szyprowski@samsung.com> Reviewed-by: Marek Vasut <marex@denx.de> Reviewed-by: Frieder Schrempf <frieder.schrempf@kontron.de> Suggested-by: Marek Vasut <marex@denx.de> Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> Signed-off-by: Inki Dae <inki.dae@samsung.com>
This commit is contained in:
@@ -1736,6 +1736,10 @@ static const struct component_ops exynos_dsi_component_ops = {
|
||||
.unbind = exynos_dsi_unbind,
|
||||
};
|
||||
|
||||
static const struct drm_bridge_timings dsim_bridge_timings_de_low = {
|
||||
.input_bus_flags = DRM_BUS_FLAG_DE_LOW,
|
||||
};
|
||||
|
||||
static int exynos_dsi_probe(struct platform_device *pdev)
|
||||
{
|
||||
struct device *dev = &pdev->dev;
|
||||
@@ -1822,6 +1826,10 @@ static int exynos_dsi_probe(struct platform_device *pdev)
|
||||
dsi->bridge.type = DRM_MODE_CONNECTOR_DSI;
|
||||
dsi->bridge.pre_enable_prev_first = true;
|
||||
|
||||
/* DE_LOW: i.MX8M Mini/Nano LCDIF-DSIM glue logic inverts HS/VS/DE */
|
||||
if (dsi->plat_data->hw_type == DSIM_TYPE_IMX8MM)
|
||||
dsi->bridge.timings = &dsim_bridge_timings_de_low;
|
||||
|
||||
ret = component_add(dev, &exynos_dsi_component_ops);
|
||||
if (ret)
|
||||
goto err_disable_runtime;
|
||||
|
||||
Reference in New Issue
Block a user