shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-04 18:19:28 +09:00
Code Issues Packages Projects Releases Wiki Activity

ODROID-COMMON: arm64/dtbo: dt-bindings: Apply commit 1f429c9dc1.

Browse Source 
Signed-off-by: xiane <sangch.go@gmail.com>
Change-Id: I038ddb60d047d83a923aa5c14999ed802038726f
This commit is contained in:
xiane
2025-08-22 15:16:44 +09:00
committed by codewalkerster
parent 542010a1c3
commit 1d894a9fa1
5 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
arch/arm64/boot/dts/rockchip/overlays/odroidm1/display_vu8m.dts
View File

@@ -63,7 +63,7 @@
compatible = "odroid,hj080be31ia1";
dsi,flags = <(MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST |
MIPI_DSI_MODE_EOT_PACKET)>;
MIPI_DSI_MODE_NO_EOT_PACKET)>;
dsi,format = <MIPI_DSI_FMT_RGB888>;
dsi,lanes = <4>;
};

2
arch/arm64/boot/dts/rockchip/overlays/odroidm1s/display_3_5.dts
View File

@@ -56,7 +56,7 @@
dsi,flags = <(MIPI_DSI_MODE_VIDEO |
MIPI_DSI_MODE_VIDEO_BURST |
MIPI_DSI_MODE_LPM |
MIPI_DSI_MODE_EOT_PACKET)>;
MIPI_DSI_MODE_NO_EOT_PACKET)>;
dsi,format = <MIPI_DSI_FMT_RGB888>;
dsi,lanes = <1>;

2
arch/arm64/boot/dts/rockchip/overlays/odroidm1s/display_vu5s.dts
View File

@@ -133,7 +133,7 @@
pinctrl-0 = <&lcd_rst_gpio>;
dsi,flags = <(MIPI_DSI_MODE_VIDEO |
MIPI_DSI_MODE_VIDEO_BURST |
MIPI_DSI_MODE_EOT_PACKET)>;
MIPI_DSI_MODE_NO_EOT_PACKET)>;
dsi,format = <MIPI_DSI_FMT_RGB888>;
dsi,lanes = <2>;

2
arch/arm64/boot/dts/rockchip/overlays/odroidm1s/display_vu8s.dts
View File

@@ -63,7 +63,7 @@
compatible = "odroid,vu8s";
dsi,flags = <(MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST |
MIPI_DSI_MODE_EOT_PACKET)>;
MIPI_DSI_MODE_NO_EOT_PACKET)>;
dsi,format = <MIPI_DSI_FMT_RGB888>;
dsi,lanes = <4>;
};

2
arch/arm64/boot/dts/rockchip/overlays/odroidm2/display_vu8s.dts
View File

@@ -55,7 +55,7 @@
compatible = "odroid,vu8s";
dsi,flags = <(MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST |
MIPI_DSI_MODE_EOT_PACKET)>;
MIPI_DSI_MODE_NO_EOT_PACKET)>;
dsi,format = <MIPI_DSI_FMT_RGB888>;
dsi,lanes = <4>;
};