shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-06 10:58:48 +09:00
Code Issues Packages Projects Releases Wiki Activity

dmaengine: pl330: Fix pos calculation on interleaved dma

Browse Source 
bytes_requested should use the full buffer size which
include ICG(inter-chuck-gap) size.

Fixes: 0eba9f8ec0 ("dmaengine: pl330: Add support for interleaved transfer")

Signed-off-by: Sugar Zhang <sugar.zhang@rock-chips.com>
Change-Id: Ib0bb5a55abaea306071d96e76d219de942b151b4
This commit is contained in:
Sugar Zhang
2023-10-13 08:59:24 +08:00
committed by Tao Huang
parent 7a0fb5c1b7
commit 227f34f488
1 changed files with 4 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
drivers/dma/pl330.c
View File

@@ -2924,7 +2924,7 @@ static struct dma_async_tx_descriptor *pl330_prep_interleaved_dma(
struct dma_pl330_desc *desc = NULL;
struct dma_pl330_chan *pch = to_pchan(chan);
dma_addr_t dst = 0, src = 0;
size_t size, src_icg, dst_icg, period_bytes, buffer_bytes;
size_t size, src_icg, dst_icg, period_bytes, buffer_bytes, full_buffer_bytes;
size_t nump = 0, numf = 0;
if (!xt->numf || !xt->sgl[0].size || xt->frame_size != 1)
@@ -2960,17 +2960,19 @@ static struct dma_async_tx_descriptor *pl330_prep_interleaved_dma(
desc->rqcfg.dst_inc = 0;
src = xt->src_start;
dst = pch->fifo_dma;
full_buffer_bytes = (size + src_icg) * numf;
} else {
desc->rqcfg.src_inc = 0;
desc->rqcfg.dst_inc = 1;
src = pch->fifo_dma;
dst = xt->dst_start;
full_buffer_bytes = (size + dst_icg) * numf;
}
desc->rqtype = xt->dir;
desc->rqcfg.brst_size = pch->burst_sz;
desc->rqcfg.brst_len = pch->burst_len;
desc->bytes_requested = buffer_bytes;
desc->bytes_requested = full_buffer_bytes;
desc->sgl.size = size;
desc->sgl.src_icg = src_icg;
desc->sgl.dst_icg = dst_icg;