shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 19:30:30 +09:00
Code Issues Packages Projects Releases Wiki Activity

rk312x: miss the new file rk3126.dtsi&&3128.dtsi for the commit c59e8d086aaf89d0f48351ff7287708b57e5aba1(rk312x: adjust dts relation)

Browse Source 
Signed-off-by: cl <cl@rock-chips.com>
This commit is contained in:
cl
2014-12-15 09:09:09 +08:00
parent ecc6527784
commit 2adaeb93a1
2 changed files with 33 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

32
arch/arm/boot/dts/rk3126.dtsi Normal file
View File

@@ -0,0 +1,32 @@
#include "rk312x.dtsi"
&clk_gpll_div2 {
clocks = <&dummy>;
};
&clk_gpll_div3 {
clocks = <&dummy>;
};
&rockchip_clocks_init {
rockchip,clocks-init-parent =
<&clk_core &clk_apll>, <&aclk_cpu &clk_gpll>,
<&aclk_peri &clk_gpll>, <&clk_uart0_pll &clk_gpll>,
<&clk_uart2_pll &clk_gpll>, <&clk_i2s_2ch_pll &clk_gpll>,
<&clk_i2s_8ch_pll &clk_gpll>, <&clk_spdif_pll &clk_gpll>,
<&clk_vepu &clk_gpll>, <&clk_vdpu &clk_gpll>,
<&clk_hevc_core &clk_gpll>, <&aclk_vio0_pre &clk_gpll>,
<&aclk_vio1_pre &clk_gpll>, <&hclk_vio_pre &clk_gpll>,
<&sclk_lcdc0 &clk_cpll>, <&clk_gpu &clk_gpll>,
<&clk_cif_pll &clk_gpll>, <&dclk_ebc &clk_gpll>,
<&clk_emmc &clk_gpll>, <&clk_sdio &clk_gpll>,
<&clk_sfc &clk_gpll>, <&clk_sdmmc0 &clk_gpll>,
<&clk_tsp &clk_gpll>, <&clk_nandc &clk_gpll>,
<&clk_mac_pll &clk_cpll>;
};
&i2s0 {
/* sdi: 0: from io, 1: from acodec */
sdi_source = <1>;
status = "okay";
};

1
arch/arm/boot/dts/rk3128.dtsi Normal file
View File

@@ -0,0 +1 @@
#include "rk312x.dtsi"