shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 19:30:30 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: Add RK3588 EVB2 LP4 V10 eDP to DP Board

Browse Source 
Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com>
Change-Id: Id6298bbdcbbd926b84f51193526ea975ebd86f3f
This commit is contained in:
Wyon Bi
2021-11-22 15:55:58 +08:00
committed by Tao Huang
parent 63e8f7ff8a
commit 34cbbf50e8
2 changed files with 70 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
arch/arm64/boot/dts/rockchip/Makefile
View File

@@ -91,6 +91,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-evb1-lp4-v10.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-evb1-lp4-v10-linux.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-evb2-lp4-v10.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-evb2-lp4-v10-edp.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-evb2-lp4-v10-edp2dp.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-evb2-lp4-v10-linux.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-evb3-lp5-v10.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588-evb3-lp5-v10-edp.dtb

69
arch/arm64/boot/dts/rockchip/rk3588-evb2-lp4-v10-edp2dp.dts Normal file
View File

@@ -0,0 +1,69 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
// Copyright (c) 2021 Rockchip Electronics Co., Ltd.
/dts-v1/;
#include "rk3588-evb2-lp4.dtsi"
#include "rk3588-android.dtsi"
/ {
model = "Rockchip RK3588 EVB2 LP4 V10 eDP to DP Board";
compatible = "rockchip,rk3588-evb2-lp4-v10-edp2dp", "rockchip,rk3588";
edp0-sound {
compatible = "simple-audio-card";
simple-audio-card,name = "rockchip-edp-sound";
simple-audio-card,cpu {
sound-dai = <&spdif_tx3>;
};
simple-audio-card,codec {
sound-dai = <&edp0 1>;
};
};
};
&edp0 {
pinctrl-names = "default";
pinctrl-0 = <&edp0_hpd>;
hpd-gpios = <&gpio1 RK_PA5 GPIO_ACTIVE_HIGH>;
#sound-dai-cells = <1>;
status = "okay";
};
&edp0_in_vp2 {
status = "okay";
};
&hdptxphy0 {
status = "okay";
};
&hdptxphy_hdmi0 {
status = "disabled";
};
&hdmi0 {
status = "disabled";
};
&pinctrl {
edp {
edp0_hpd: edp0-hpd {
rockchip,pins = <1 RK_PA5 0 &pcfg_pull_none>;
};
};
};
&spdif_tx3 {
status = "okay";
};
&vop {
assigned-clocks = <&cru DCLK_VOP0_SRC>,
<&cru DCLK_VOP1_SRC>,
<&cru DCLK_VOP2_SRC>,
<&cru DCLK_VOP3>;
assigned-clock-parents = <0>, <0>, <&cru PLL_V0PLL>, <0>;
};