shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-08 11:50:43 +09:00
Code Issues Packages Projects Releases Wiki Activity

emmc: run hs400 200M busmode on tl1 [1/1]

Browse Source 
PD#SWPL-11266

Problem:
tl1 is running hs200 200M

Solution:
modify dts

Verify:
passed on tl1_t962x2_x301

Change-Id: Ib515d62e92564bb71980bb8122de7dc54a89a2fb
Signed-off-by: Ruixuan Li <ruixuan.li@amlogic.com>
This commit is contained in:
Ruixuan Li
2019-07-23 14:44:53 +08:00
committed by Luke Go
parent 50d01b999e
commit 3c9855f23b
8 changed files with 14 additions and 15 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
arch/arm/boot/dts/amlogic/sm1_s905d3_ac202.dts
View File

@@ -1751,8 +1751,7 @@
"MMC_CAP_ERASE",
"MMC_CAP_CMD23",
"MMC_CAP_DRIVER_TYPE_D";
caps2 = "MMC_CAP2_HS200";
/*MMC_CAP2_HS400"*/
caps2 = "MMC_CAP2_HS200", "MMC_CAP2_HS400";
f_min = <400000>;
f_max = <200000000>;
};

3
arch/arm/boot/dts/amlogic/tl1_t962x2_skt.dts
View File

@@ -1331,8 +1331,7 @@
"MMC_CAP_HW_RESET",
"MMC_CAP_ERASE",
"MMC_CAP_CMD23";
caps2 = "MMC_CAP2_HS200";
/* "MMC_CAP2_HS400";*/
caps2 = "MMC_CAP2_HS200", "MMC_CAP2_HS400";
f_min = <400000>;
f_max = <200000000>;
};

3
arch/arm/boot/dts/amlogic/tl1_t962x2_t309.dts
View File

@@ -1617,8 +1617,7 @@
"MMC_CAP_ERASE",
"MMC_CAP_CMD23",
"MMC_CAP_DRIVER_TYPE_D";
caps2 = "MMC_CAP2_HS200";
/* "MMC_CAP2_HS400";*/
caps2 = "MMC_CAP2_HS200", "MMC_CAP2_HS400";
f_min = <400000>;
f_max = <200000000>;
};

3
arch/arm/boot/dts/amlogic/tl1_t962x2_x301_1g.dts
View File

@@ -1929,8 +1929,7 @@
"MMC_CAP_ERASE",
"MMC_CAP_CMD23",
"MMC_CAP_DRIVER_TYPE_D";
caps2 = "MMC_CAP2_HS200";
/*MMC_CAP2_HS400"*/
caps2 = "MMC_CAP2_HS200", "MMC_CAP2_HS400";
f_min = <400000>;
f_max = <200000000>;
};

3
arch/arm64/boot/dts/amlogic/tl1_t962x2_t309.dts
View File

@@ -1817,8 +1817,7 @@
"MMC_CAP_ERASE",
"MMC_CAP_CMD23",
"MMC_CAP_DRIVER_TYPE_D";
caps2 = "MMC_CAP2_HS200";
/* "MMC_CAP2_HS400";*/
caps2 = "MMC_CAP2_HS200", "MMC_CAP2_HS400";
f_min = <400000>;
f_max = <200000000>;
};

3
arch/arm64/boot/dts/amlogic/tl1_t962x2_x301_1g.dts
View File

@@ -1702,8 +1702,7 @@
"MMC_CAP_ERASE",
"MMC_CAP_CMD23",
"MMC_CAP_DRIVER_TYPE_D";
caps2 = "MMC_CAP2_HS200";
/*MMC_CAP2_HS400"*/
caps2 = "MMC_CAP2_HS200", "MMC_CAP2_HS400";
f_min = <400000>;
f_max = <200000000>;
};

3
arch/arm64/boot/dts/amlogic/tl1_t962x2_x301_2g.dts
View File

@@ -1697,8 +1697,7 @@
"MMC_CAP_ERASE",
"MMC_CAP_CMD23",
"MMC_CAP_DRIVER_TYPE_D";
caps2 = "MMC_CAP2_HS200";
/*MMC_CAP2_HS400"*/
caps2 = "MMC_CAP2_HS200", "MMC_CAP2_HS400";
f_min = <400000>;
f_max = <200000000>;
};

8
drivers/amlogic/mmc/aml_sd_emmc_v3.c
View File

@@ -1130,7 +1130,13 @@ static u32 scan_emmc_cmd_win(struct mmc_host *mmc, int send_status)
writel(delay2, host->base + SD_EMMC_DELAY2_V3);
offset = (u32)(get_random_long() % capacity);
for (j = 0; j < repeat_times; j++) {
err = single_read_cmd_for_scan(mmc,
if (send_status)
err = emmc_send_cmd(mmc,
MMC_SEND_STATUS,
1 << 16,
MMC_RSP_R1 | MMC_CMD_AC);
else
err = single_read_cmd_for_scan(mmc,
MMC_READ_SINGLE_BLOCK,
host->blk_test, 512, 1,
offset);