shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-06 10:58:48 +09:00
Code Issues Packages Projects Releases Wiki Activity

iio: imu: lsm6dsr: restore the dynamic ODR table

Browse Source 
The LSM6DSR has an ODR selection ranges from 12.5 Hz to 833 Hz,
remove the fix ODR selections in the ODR table.

Signed-off-by: Jason Zhang <jason.zhang@rock-chips.com>
Change-Id: I1eca8a4d2fb07370750b9f9aeb3f3f3781bfd68e
This commit is contained in:
Jason Zhang
2022-08-16 09:09:51 +08:00
committed by Tao Huang
parent c36e34dc08
commit 3d910581e4
2 changed files with 14 additions and 18 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
drivers/iio/imu/st_lsm6dsr/st_lsm6dsr_buffer.c
View File

@@ -595,10 +595,6 @@ ssize_t st_lsm6dsr_set_watermark(struct device *dev,
int err, val;
mutex_lock(&iio_dev->mlock);
if (iio_buffer_enabled(iio_dev)) {
err = -EBUSY;
goto out;
}
err = kstrtoint(buf, 10, &val);
if (err < 0)

28
drivers/iio/imu/st_lsm6dsr/st_lsm6dsr_core.c
View File

@@ -368,13 +368,13 @@ static const struct st_lsm6dsr_odr_table_entry st_lsm6dsr_odr_table[] = {
.mask = GENMASK(7, 4),
},
.odr_avl[0] = { 0, 0, 0x00 },
.odr_avl[1] = { 208, 0, 0x05 },//{ 12, 500000, 0x01 },
.odr_avl[2] = { 26, 0, 0x02 },//{ 26, 0, 0x02 }
.odr_avl[3] = { 208, 0, 0x05 },//{ 52, 0, 0x03 },
.odr_avl[4] = { 208, 0, 0x05 },//{ 104, 0, 0x04 },
.odr_avl[5] = { 208, 0, 0x05 },//{ 208, 0, 0x05 },
.odr_avl[6] = { 208, 0, 0x05 },//{ 416, 0, 0x06 },
.odr_avl[7] = { 208, 0, 0x05 },//{ 833, 0, 0x07 }
.odr_avl[1] = { 12, 500000, 0x01 },
.odr_avl[2] = { 26, 0, 0x02 },
.odr_avl[3] = { 52, 0, 0x03 },
.odr_avl[4] = { 104, 0, 0x04 },
.odr_avl[5] = { 208, 0, 0x05 },
.odr_avl[6] = { 416, 0, 0x06 },
.odr_avl[7] = { 833, 0, 0x07 }
},
[ST_LSM6DSR_ID_GYRO] = {
.odr_size = 8,
@@ -383,13 +383,13 @@ static const struct st_lsm6dsr_odr_table_entry st_lsm6dsr_odr_table[] = {
.mask = GENMASK(7, 4),
},
.odr_avl[0] = { 0, 0, 0x00 },
.odr_avl[1] = { 208, 0, 0x05 },//{ 12, 500000, 0x01 },
.odr_avl[2] = { 208, 0, 0x05 },//{ 26, 0, 0x02 }
.odr_avl[3] = { 208, 0, 0x05 },//{ 52, 0, 0x03 },
.odr_avl[4] = { 208, 0, 0x05 },//{ 104, 0, 0x04 },
.odr_avl[5] = { 208, 0, 0x05 },//{ 208, 0, 0x05 },
.odr_avl[6] = { 208, 0, 0x05 },//{ 416, 0, 0x06 },
.odr_avl[7] = { 208, 0, 0x05 },//{ 833, 0, 0x07 }
.odr_avl[1] = { 12, 500000, 0x01 },
.odr_avl[2] = { 26, 0, 0x02 },
.odr_avl[3] = { 52, 0, 0x03 },
.odr_avl[4] = { 104, 0, 0x04 },
.odr_avl[5] = { 208, 0, 0x05 },
.odr_avl[6] = { 416, 0, 0x06 },
.odr_avl[7] = { 833, 0, 0x07 }
},
[ST_LSM6DSR_ID_TEMP] = {
.odr_size = 2,