shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-10 21:07:02 +09:00
Code Issues Packages Projects Releases Wiki Activity

ARM: dts: at91: use clock-controller name for sckc nodes

Browse Source 
Use clock-controller generic name for slow clock controller nodes.

Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Link: https://lore.kernel.org/r/20230517094119.2894220-5-claudiu.beznea@microchip.com
This commit is contained in:
Claudiu Beznea
2023-05-17 12:41:18 +03:00
parent f4f15c5cdc
commit 3ecb546333
7 changed files with 7 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
arch/arm/boot/dts/at91sam9g45.dtsi
View File

@@ -923,7 +923,7 @@
status = "disabled";
};
clk32k: sckc@fffffd50 {
clk32k: clock-controller@fffffd50 {
compatible = "atmel,at91sam9x5-sckc";
reg = <0xfffffd50 0x4>;
clocks = <&slow_xtal>;

2
arch/arm/boot/dts/at91sam9rl.dtsi
View File

@@ -799,7 +799,7 @@
status = "disabled";
};
clk32k: sckc@fffffd50 {
clk32k: clock-controller@fffffd50 {
compatible = "atmel,at91sam9x5-sckc";
reg = <0xfffffd50 0x4>;
clocks = <&slow_xtal>;

2
arch/arm/boot/dts/at91sam9x5.dtsi
View File

@@ -154,7 +154,7 @@
clocks = <&pmc PMC_TYPE_CORE PMC_MCK>;
};
clk32k: sckc@fffffe50 {
clk32k: clock-controller@fffffe50 {
compatible = "atmel,at91sam9x5-sckc";
reg = <0xfffffe50 0x4>;
clocks = <&slow_xtal>;

2
arch/arm/boot/dts/sam9x60.dtsi
View File

@@ -1322,7 +1322,7 @@
clocks = <&pmc PMC_TYPE_CORE PMC_MCK>;
};
clk32k: sckc@fffffe50 {
clk32k: clock-controller@fffffe50 {
compatible = "microchip,sam9x60-sckc";
reg = <0xfffffe50 0x4>;
clocks = <&slow_xtal>;

2
arch/arm/boot/dts/sama5d2.dtsi
View File

@@ -704,7 +704,7 @@
status = "disabled";
};
clk32k: sckc@f8048050 {
clk32k: clock-controller@f8048050 {
compatible = "atmel,sama5d4-sckc";
reg = <0xf8048050 0x4>;

2
arch/arm/boot/dts/sama5d3.dtsi
View File

@@ -1040,7 +1040,7 @@
status = "disabled";
};
clk32k: sckc@fffffe50 {
clk32k: clock-controller@fffffe50 {
compatible = "atmel,sama5d3-sckc";
reg = <0xfffffe50 0x4>;
clocks = <&slow_xtal>;

2
arch/arm/boot/dts/sama5d4.dtsi
View File

@@ -761,7 +761,7 @@
status = "disabled";
};
clk32k: sckc@fc068650 {
clk32k: clock-controller@fc068650 {
compatible = "atmel,sama5d4-sckc";
reg = <0xfc068650 0x4>;
#clock-cells = <0>;