shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-09 04:10:18 +09:00
Code Issues Packages Projects Releases Wiki Activity

rk30:add INVALID_GPIO define for gpio.h

Browse Source
This commit is contained in:
lw@rock-chips.com
2012-02-08 11:11:52 +08:00
committed by lw
parent 4b840065b4
commit 3edfe85550
1 changed files with 24 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

26
arch/arm/mach-rk30/include/mach/gpio.h Normal file → Executable file
View File

@@ -2,7 +2,8 @@
#define __MACH_GPIO_H
#include <mach/irqs.h>
#include <linux/init.h>
typedef enum eGPIOPinLevel
{
GPIO_LOW=0,
@@ -94,6 +95,7 @@ typedef enum GPIOIntType {
//<2F><><EFBFBD><EFBFBD>GPIO<49><4F>PIN<49><4E><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Ŀ<EFBFBD><C4BF>CONFIG_SPI_FPGA_GPIO_NUM<55><4D>ʾFPGA<47><41>PIN<49><4E><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
#define ARCH_NR_GPIOS (PIN_BASE + RK30_TOTOL_GPIO_NUM + TCA6424_TOTOL_GPIO_NUM + WM831X_TOTOL_GPIO_NUM + CONFIG_SPI_FPGA_GPIO_NUM+CONFIG_GPIO_WM8994_NUM)
#define INVALID_GPIO -1
#define RK30_PIN0_PA0 (0*NUM_GROUP + PIN_BASE + 0)
#define RK30_PIN0_PA1 (0*NUM_GROUP + PIN_BASE + 1)
@@ -260,6 +262,24 @@ typedef enum GPIOIntType {
#define RK30_PIN4_PD6 (4*NUM_GROUP + PIN_BASE + 30)
#define RK30_PIN4_PD7 (4*NUM_GROUP + PIN_BASE + 31)
#define RK30_PIN6_PA0 (6*NUM_GROUP + PIN_BASE + 0)
#define RK30_PIN6_PA1 (6*NUM_GROUP + PIN_BASE + 1)
#define RK30_PIN6_PA2 (6*NUM_GROUP + PIN_BASE + 2)
#define RK30_PIN6_PA3 (6*NUM_GROUP + PIN_BASE + 3)
#define RK30_PIN6_PA4 (6*NUM_GROUP + PIN_BASE + 4)
#define RK30_PIN6_PA5 (6*NUM_GROUP + PIN_BASE + 5)
#define RK30_PIN6_PA6 (6*NUM_GROUP + PIN_BASE + 6)
#define RK30_PIN6_PA7 (6*NUM_GROUP + PIN_BASE + 7)
#define RK30_PIN6_PB0 (6*NUM_GROUP + PIN_BASE + 8)
#define RK30_PIN6_PB1 (6*NUM_GROUP + PIN_BASE + 9)
#define RK30_PIN6_PB2 (6*NUM_GROUP + PIN_BASE + 10)
#define RK30_PIN6_PB3 (6*NUM_GROUP + PIN_BASE + 11)
#define RK30_PIN6_PB4 (6*NUM_GROUP + PIN_BASE + 12)
#define RK30_PIN6_PB5 (6*NUM_GROUP + PIN_BASE + 13)
#define RK30_PIN6_PB6 (6*NUM_GROUP + PIN_BASE + 14)
#define RK30_PIN6_PB7 (6*NUM_GROUP + PIN_BASE + 15)
#define RK30_PIN6_PD7 (6*NUM_GROUP + PIN_BASE + 31)
#if defined(CONFIG_SPI_FPGA_GPIO)
@@ -417,7 +437,8 @@ typedef enum GPIOIntType {
#define WM831X_P11 (WM831X_GPIO_EXPANDER_BASE + 1*NUM_GROUP + 2)
#define WM831X_P12 (WM831X_GPIO_EXPANDER_BASE + 1*NUM_GROUP + 3)
#endif
#ifndef __ASSEMBLY__
extern void __init rk30_gpio_init(void);
/*-------------------------------------------------------------------------*/
@@ -442,5 +463,6 @@ static inline int irq_to_gpio(unsigned irq)
{
return irq - NR_GIC_IRQS + PIN_BASE;
}
#endif /* __ASSEMBLY__ */
#endif