shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-06 02:50:49 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: rk3562: Add trim configure for tsadc

Browse Source 
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
Change-Id: I078a15cb3a8290f5233a7c04edb85870bed863f7
This commit is contained in:
Elaine Zhang
2023-04-04 15:06:59 +08:00
committed by Tao Huang
parent d1b2c15f5f
commit 423f806d76
1 changed files with 15 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

15
arch/arm64/boot/dts/rockchip/rk3562.dtsi
View File

@@ -2459,6 +2459,19 @@
gpu_leakage: gpu-leakage@1d {
reg = <0x1d 0x1>;
};
cpu_tsadc_trim_l: cpu-tsadc-trim-l@2a {
reg = <0x2a 0x1>;
};
cpu_tsadc_trim_h: cpu-tsadc-trim-h@2b {
reg = <0x2b 0x1>;
};
tsadc_trim_base_frac: tsadc-trim-base-frac@2c {
reg = <0x2c 0x1>;
bits = <4 4>;
};
tsadc_trim_base: tsadc-trim-base@2d {
reg = <0x2d 0x1>;
};
cpu_opp_info: cpu-opp-info@2e {
reg = <0x2e 0x6>;
};
@@ -2609,6 +2622,8 @@
rockchip,hw-tshut-temp = <120000>;
rockchip,hw-tshut-mode = <0>; /* tshut mode 0:CRU 1:GPIO */
rockchip,hw-tshut-polarity = <0>; /* tshut polarity 0:LOW 1:HIGH */
nvmem-cells = <&cpu_tsadc_trim_l>, <&cpu_tsadc_trim_h>, <&tsadc_trim_base>, <&tsadc_trim_base_frac>;
nvmem-cell-names = "trim_l", "trim_h", "trim_base", "trim_base_frac";
status = "disabled";
};